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 Abstract 
Integrated circuit reliability has become an increasingly important design 
consideration as the CMOS technology keeps aggressively scaling to its physical limit. 
The parametric shifts and circuit failures caused by reliability issues such as Bias 
Temperature Instability (BTI), Hot Carrier Injection (HCI), and Electromigration (EM) 
have become more prevalent as electrical fields and current density continue to increase 
in scaled devices. In addition, the rapid introduction of process improvements, such as 
high-k/metal gate stacks, has led to new reliability issues including positive BTI (PBTI) 
in n-type transistors.  
Traditionally, designers deal with reliability problems by adding a conservative 
design guardband calculated by aging models based on the worst-case degradation 
scenario. However, there are a few issues associated with this method: 1. the power and 
performance overhead of guardbanding have started to increase in the newer 
technologies. 2. the aging models used by designers to are mostly based on the device 
probing data, which is not accurate to predict the circuit performance degradation. 3. the 
device probing has the drawbacks of expensive costs of probing equipment and limited 
timing resolution. 
 In order to resolve these issues, one of the key aspects is to develop accurate and 
efficient means to measure the effects of different aging mechanisms on circuit 
parameters accurately. For this purpose, several unique on-chip circuit-based sensing 
  v 
systems have been proposed, which provide us with important advantages: namely, pico-
second timing resolution for usage condition stress, micro-second measurement 
interruption to prevent unwanted recovery, and excellent immunity to voltage and 
temperature drifts. The proposed odometer designs utilize standard logic gates and a 
simple scan-based interface, making them suitable for integrating into an actual processor 
system.  In this thesis, four dedicated on-chip circuit designs that we have implemented 
over two generation of process technology to characterize reliability issues on various 
types of circuits will be presented.  
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Chapter 1.  
 
Introduction 
 
The semiconductor industry is facing unprecedented challenges as the complementary 
metal oxide semiconductor (CMOS) technology approaches its fundamental limit. 
Process variation, leakage power and device reliability issues have emerged as serious 
problems that limit the performance benefits gained by traditional device scaling.  In 
particular, circuit parametric shifts or possible failures caused by front-end-of-line device 
reliability issues including Bias Temperature Instability (BTI), Hot Carrier Injection 
(HCI), as well as the back-end-of-line reliability issue such as electromigration (EM) and 
Joule heating have become more severe with shrinking device sizes and voltage margins. 
The higher voltage stress and elevated temperatures in chips these days are causing the 
above issues to become an increasingly important design consideration in high 
performance systems. Moreover, process technology improvements such as metal 
gate/high-k (MG/HK) devices have introduced new degradation concerns including 
positive-BTI in n-type devices, in addition to the already complex aging behavior [1].   
In order to account for the impending logic slow-down that will come with aging, the 
traditional way is to reduce the operating frequency or supply level by a certain amount, 
which is called guardband [2, 3]. The amount of guardbanding that designer has to put 
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into the circuit for guaranteed lifetime is estimated by aging models based on device level 
characterizations. However, there are two issues that rely on the device level models to 
estimate circuit performance. Firstly, the operating conditions on which a transistor is 
operated in a real chip is considerably different from individual devices, especially when 
power and performance control become even more complex in modern processors with 
the techniques such as DVFS (dynamic voltage and frequency scaling), turbo/near-
threshold voltage mode operation and power gating. Secondly, with the same amount of 
device aging, the end effect of aging on circuit performance would largely depend on the 
particular circuit under analysis. It is more accurate and meaningful to directly measure 
out the performance degradation from a circuit and to develop aging models upon that, 
than to use the models derived from device level data.  
Research, process and design groups are devoting significant resources and efforts to 
better understand the aging mechanisms, and to explore strategies to conduct precise 
aging prediction. Our critical aspect of that work involves developing accurate and 
efficient on-chip monitoring circuits to measure the effects of the different aging 
mechanisms on circuit parameters.  This new paradigm provides a number of benefits 
over traditional device probing such as higher measurement resolution, shorter 
measurement time, reduced test structure area, shorter test time, and simpler test setups. 
The proposed sensor designs utilize standard logic gates and a simple scan based 
interface, making them suitable for integrating into an actual processor system. Based on 
the instant aging information from an integrated in-situ monitor, real-time compensations 
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and architecture level solutions can be triggered for any wear-out issues experienced by 
the system, which could fundamentally change the way we deal with aging issue in future 
processors. 
The remainder of this session is organized as follows. Section 1.1 provides a brief 
introduction on the major transistor degradation mechanisms.  Section 1.2 introduces 
relationship between device level aging and circuit performance degradation. Section 1.3 
introduces ring oscillator based test structures to measure the frequency degradation in 
digital circuits.  A projection of high-level application of the on-chip monitoring will be 
discussed in section 1.4, followed the summary of contributions of the projects that this 
thesis contains in section 1.5.   
1.1 Brief Introduction to CMOS Device Reliability Mechanisms 
In this section, we will briefly introduce the mechanisms of the two major CMOS 
device reliability mechanisms: bias temperature instability and hot carrier injection, as 
well as the leading back-end-of-line reliability mechanism: electromigration. 
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Figure 1.1: PBTI and NBTI stress condition for an inverter during standard 
operation. 
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Bias temperature instability (BTI) is one of the most critical device degradation 
mechanisms in both conventional poly-Si/SiON and high-k/metal gate (HK/MG) [4-7]. 
As the name indicates, BTI refers to a time-dependent instability accelerated with 
increasing bias and temperature. Specifically, it is characterized by a positive shift in the 
absolute value of the MOSFET threshold voltage (Vt), which occurs when a device is 
biased in the inversion mode, but with a small, or no, lateral electric field (i.e., Vds ≈ 0 V). 
When a stressed device is turned off, it immediately enters the “recovery” phase, where 
trapped holes are released, thereby reducing the absolute value of the Vt. The degradation 
and recovery process happens during the normal digital operation conditions, as shown in 
Fig. 1.1. The term negative bias temperature instability (NBTI) is used for PMOS, 
whereas for NMOS the degradation is called positive bias temperature instability (PBTI) 
since the corresponding gate bias is negative and positive, respectively. For conventional 
devices with poly-Si electrodes and Si based gate dielectrics, BTI is mostly observed in 
PMOS, and it is known that BTI in SiON gate dielectrics is more severe as compared to 
SiO2. With the introduction of MG/HK, BTI in PMOS has become equally significant 
compared to NMOS. 
Reaction-diffusion (RD) theory has long been assumed to be essentially correct that 
the Vt shift attributes to a hydrogen-diffusion controlled interface state creation [8, 9]. 
The Vt shift is generally due to that interface states generated the breaking of Si-H bonds 
at the gate dielectric interface hold holes in the inversion layer, which generates 
positively charged interface traps (for PMOS) (Fig. 1.2 (a))[10]. After the bias is 
  5 
removed, the hydrogen diffused back and the defects are removed with the annealing of 
the dangling bonds, as shown in Fig. 1.2 (b) [11-13].  
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Figure 1.2: Transistor cross sections illustrating NBTI reaction-diffusion (RD) 
theory.   
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Figure 1.3: HK/MG PBTI and NBTI trapping mechanism comparison  
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Recent studies suggest that direct hole trapping to the existing defects in both the bulk 
and interface is a significant degradation contributor especially to small stress times, 
based on the inconsistence of the experimental observations with the RD theory [14]. 
And with the usage of the MG/HK stacks, the previous small electron trapping effect in 
SiO2 and SiOH becomes significant in HK layer [1, 15].  Fig. 1.3 illustrates the trapping 
mechanism in the MG/HK devices for PMOS and NMOS in both cross section and band 
diagram. During PBTI (in NMOS), it is mainly observed that the negative charge 
trapping is located mostly in the HK layer or in the region between the HK and the 
interfacial oxide layer. For NBTI (in PMOS), the holes can be trapped at interface-states 
close to the interface and in the oxide bulk. The trapped charges close to the inversion 
layer degrade the channel carrier mobility due to the Coulomb scattering effect.  
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Figure 1.4: HCI stress condition and mechanism demonstrated in a transistor cross 
section view. 
Hot carrier injection (HCI) degradation appears when a large drain-to-source 
voltage and gate-to-source voltage are applied (Fig. 1.4) [16-20].  Hot carriers (i.e., those 
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with high kinetic energy) accelerated toward the drain by the corresponding lateral 
electric field across the channel create traps at the silicon substrate/gate dielectric 
interface, as well as dielectric bulk traps, and hence degrade device characteristics such 
as Vt, Ilinear and Ion.  HCI has become less prominent in recent year with the down scaling 
of operating voltages.   
It is more of a concern in analog circuit and in power devices where the supply levels 
are high and the channel current density and duration are large [21]. It draws less concern 
in normal digital circuits as the device operation is outside of the HCI worst case stress 
condition (Vgs=Vds=VDD). HCI is still a reliability concern for certain digital applications 
require long transition phases, high channel current and high duty factor [22]. 
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Figure 1.5: EM mechanism illustrated in an multilayer metallization for down-
stream case. 
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Electromigration (EM) is the most concerned back-end-of-line reliability issue as 
the current density keep increasing in the recent technology nodes. It is the process of 
metal-ion transport due to high current density stress in metals as shown in Fig. 1.5 [23-
29]. As the metal-ions migrate due to the mechanical interaction by electron flux, metal 
depletion or extrusions occurs. The extrusions can results in shorts between 
interconnects, while the voids at the metal depletion can cause increases in interconnect 
resistance or catastrophic disconnections. Note that the direction of the electron flux is 
from the wide and short M2 to narrow and long M1 (down-stream), which is easier to fail 
compared to the case that the electrons move from wide and short M1 to narrow and long 
M2 (up-stream). The reason for this is because the void is more likely to form under the 
via for the down-stream case which causes a larger resistance shift [28]. The mean time 
to failure (MTTF) is the parameter to evaluate EM reliability, which can normally be 
fitted by lognormal distribution [30, 31]. MTTF is related to the average current density 
and the absolute temperature of the interconnect by Black’s equation [25].  
1.2 Relationship between Device Level and Circuit Level Reliability 
1.2.1 Interconnect RC Impact on Aging 
Interconnects used in clock networks, signal buses, network-on-chips, memory 
wordlines/bitlines, and high-speed I/Os are critical components in modern ICs. CMOS 
devices in interconnect drivers experience a complex time-varying voltage stress which is 
a function of the interconnect load. As a result, performance degradation of interconnect 
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drivers due to reliability mechanisms such as bias temperature instability (BTI) and hot 
carrier injection (HCI) depends on the length and width of an interconnect wire. BTI is 
considered as the primary reliability concern in modern CMOS processes and occurs 
when a device is biased in strong inversion mode. Once a device is turned off, the 
degradation caused by previous stress periods starts to recover immediately. Despite the 
scaling of supply voltage in advanced technologies, HCI remains to be an important 
reliability concern especially towards the end of a product lifetime owing to the 4-5x 
larger time exponent [20, 32]. Moreover, interconnect drivers (for example, clock 
drivers) have a higher activity factor and larger average current driven compared with 
random logic gates, making HCI a greater concern.  
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Figure 1.6: Impact of large interconnect RC on voltage and current behavior of a 
driver. With the interconnect RC, the slew rate is smaller, with longer current 
duration but smaller peak current. 
BTI and HCI mechanisms have different sensitivities to the operation conditions 
which depend on the interconnect configuration. Moreover, sheet resistance and parasitic 
capacitance of long wires have not been scaling favorably in advanced processes which 
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could lead to interconnect dominated paths having drastically different aging behavior 
compared to logic dominated paths in the future. The large interconnect RC increases the 
amount of current driven by the transistor to complete each logic transition, while 
decrease the peak current due to the voltage dividing cause by interconnect resistance, as 
demonstrated in Fig. 1.6. These changes on current condition would in turn, impact the 
HCI aging in the interconnect drivers. Also, given the same clock cycle, the decrease 
slew rate would make the transistors spend less time in the on state, which reduced the 
BTI stress duty-cycle.  
Although there have been previous works showing the impact of fanout load on 
transistor aging [33-36], almost no attention has been paid to the aging behavior in 
interconnect drivers for long RC wires. A deeper insight into interconnect driver aging 
will enable a more complete picture of system level aging and allow us to build 
interconnect circuits that are more tolerant to device aging. 
1.2.2 Asymmetric BTI aging induced duty-cycle shift and its impact on circuit 
performance 
Low power SRAMs, dynamic register files, and domino gates typically rely on both 
the rising and falling edges of the clock to generate internal timing signals. Unlike 
standard flip-flop or latch based pipelines where only the primary clock edge (e.g. rising 
edge) is utilized, the performance of the circuits mentioned above is directly affected by 
any change in the clock duty-cycle. Bias Temperature Instability (BTI) stress in the clock 
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signal path during idle or clock gated mode results in an aging-induced duty-cycle shift. 
Fig. 1.7 illustrates this situation in a typical clock buffer chain scenario. In an idle mode 
or clock gated mode, the input clock signal is not switching which results in a DC stress 
condition with NBTI and PBTI occurring in alternative gates. When the circuit is 
switched back to an active mode, the first clock signal (e.g. the first rising edge in Fig. 
1.7) propagates through unstressed fresh devices while the second edge (i.e. the first 
falling edge in Fig. 1.7) traverses through the stressed devices. Consequently, the delay of 
the second edge becomes longer compared to that of the first edge due to BTI under DC 
stress resulting in a duty-cycle shift.  
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Figure 1.7: (upper) Alternating NBTI/PBTI stress in a buffer chain in idle mode. 
(lower) Asymmetric delay degradation of rising and falling edges results in duty-
cycle shifts. 
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Figure 1.8: (upper) Asymmetric aging in clock distribution network. The local clock 
buffers after clock gater are under DC stress, resulting in duty-cycle modulation. 
(lower) Asymmetric aging in sequential circuit, the DC BTI stress causes larger 
clock to data delay which might violate the setup time. 
The aforementioned asymmetric aging induced duty-cycle shift occurs in any circuit 
which contains a delay path experiencing DC stress condition. For clock distribution 
network, the clock signal generated by PLL is delivered to the local circuits through a 
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tree structure clock routing with equal propagation delay and duty-cycle, as illustrated in 
Fig. 1.8 (upper). The local clock paths can be put into idle mode by gating off the clock 
signals, where the DC stress condition modulates the clock duty-cycle at the output of the 
clock path in the next active mode. Since the clock gating is normally delayed locally, the 
additional delay caused by aging is small, which limits the magnitude of the duty-cycle 
modulation. Pipelining or sequential circuits under clock gating are also affected by the 
asymmetric aging, as the logic circuit between two DFFs can be sit in steady state for a 
long period, which puts all the transistors in DC BTI stress. The delay degradation in the 
first transition caused by the BTI during the long DC stress may create a setup timing 
violation. 
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Figure 1.9: Duty-cycle shift SRAM timing signals under DC BTI stress.   
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With the clock gating technique used in memory blocks, the internal circuits are also 
exposed to the asymmetric BTI in the idle mode. This effect particularly impacts the 
SRAM with operation schemes that reply on both the rising and falling edges of clock 
signal, as shown in Fig. 1.9. As a single clock cycle is used to complete a full read or 
write operation, the internal controls are divided into two phases triggered by different 
clock edges. Take read operation for example, the precharge disable signal, wordline 
enable signal, data latch are related to the rising clock edge, while the column enable and 
sense amplifier enable are related to the second clock edge. Any shift in duty-cycle 
caused by the asymmetric BTI aging during the idle mode when the clock is gated off 
would directly affect the SRAM performance and even functionality.  
1.3 On-chip Reliability Monitors and their high level application 
Circuit failures due to device aging mechanisms such as BTI, HCI, TDDB, and EM 
have become increasingly problematic with shrinking device geometries and smaller 
voltage margins. Traditionally, designers deal with this problem by adding a conservative 
frequency guardband based on the worst-case degradation scenario.  Guardbanding has 
been used extensively by the semiconductor industry for mitigating lifetime issues; 
however, the power and performance overhead associated with this conventional method 
is expected to increase in future process technologies. Recently, the circuit and 
architecture communities have been exploring an alternative design paradigm based on 
in-situ aging monitors that could fundamentally change the way we deal with lifetime 
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issues in future processors.  Fig. 1.10 illustrates the overall concept in which a feedback 
loop triggered by a collection of aging sensors proactively compensates for any wear-out 
issues experienced by the system.  Implementation of the compensation circuit itself (e.g. 
DVFS) has been relatively well studied so most of the recent effort has been focused on 
designing accurate and compact monitor circuits or developing architecture level 
mitigation strategies [37].  
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Figure 1.10: A cross-layer aging compensation framework based on in-situ 
reliability monitors. 
Several aging measurement systems have been proposed in the past decade to 
demonstrate the effectiveness of using compact on-chip circuit for reliability monitoring.  
Karl et al. designed two separate compact circuits to measure NBTI and TDDB for real-
time characterization [38].  Another monitor by Singh et al. captures the onset of TDDB 
using test chip data and an empirical formula [39].  Hoffman et al. measured BTI and 
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HCI from a critical path circuits using a single-ended ring oscillator based system [40].  
Saneyoshi et al. and Chen et al. proposed monitors for measuring the BTI impact on logic 
delay [41, 42].  Kim et al. from IBM proposed a method to separate PBTI and NBTI 
impact on frequency degradation in a high-k metal gate (HKMG) process [43].  More 
recently, Lu et al. presented details of a ring oscillator based reliability sensor that was 
successfully deployed in IBM’s z196 servers [44].  In that work, product aging data 
collected for an operation period of over 500 days was reported.  
Design Considerations Examples of Practical Issues
BTI, HCI, TDDB, RTN, transient errors, 
memory bit failures, etc.
Type of Sensor
Temporal Granularity
Sensing period, threshold setting, dynamic 
range, etc.
Spatial Granularity
Per CPU/GPU/memory, per functional unit, 
per sub-block, etc.
Stress and Measurement 
Condition
AC vs. DC, accelerated vs. usage 
condition, fast measurement
Communication
Between data gathering sensor, across 
sensors, between sensors and processor
Interface and Protocol Interrupt based, polling, event alarms, 
performance counter based, etc.
Aging Sensor Implementation 
in IBM z196 Server [3]
Ring Oscillator based BTI monitor for long-term 
frequency degradation measurement
Sampling period: once a week 
Total: 5 sensors per chip; One sensor per core (x4 
cores) plus one sensor in L2 cache
AC stress, usage condition, 
0.5ms measurement time
Sensors are integrated with IBM z196 pervasive 
infrastructure with firmware support 
Interrupt based in-field frequency degradation 
measurement
Testing and Calibration Similar to any other on-chip monitor circuit
Time 0 frequency shift unknown since first 
sample is taken after some stress
 
Figure 1.11: Design considerations and practical issues of on-chip aging sensors. 
Details of a sensor implementation in IBM z196 mainframe server are shown in the 
right most column. 
Although the main focus of this thesis is on introducing the innovative features of 
each odometer design and demonstrating their circuit level capabilities, it’s worth 
mentioning the various design considerations and practical issues designers have to 
consider when applying these sensors to a real processor system (Fig. 1.11). These issues 
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include, but are not limited to, the type of aging mechanism, the temporal and spatial 
granularity of the measurements, stress and measurement condition, firmware design, test 
methodology, and sensor calibration.  Most of these design parameters can be readily 
determined once the system level requirements along with the area budget and interface 
protocol are known. For the reader’s information, Fig. 1.11 shows the actual design 
parameters used for an aging monitor system recently deployed in IBM zEnterprise 196 
mainframe systems aimed at in-field data collection.  To the best of our knowledge, this 
was the first time an on-chip reliability monitor system was used in a commercial product 
and therefore it serves as a useful guideline for future odometer system designs.  In this 
design, aging data was collected every week from 5 ring oscillator based sensors located 
across the die that was exposed to the same stress pattern as the main processor chip. One 
interesting challenge that the authors faced was that unlike in a lab environment where 
the stress can be precisely controlled, the initial fresh frequency difference between the 
reference and stressed circuits could not be measured until the system was due for its first 
check-up routine. This so-called “time zero problem” and other practical issues could 
pose interesting test and calibration challenges for this emerging class of on-chip 
monitors.   
1.4 On-Chip Reliability Monitoring by Beat Frequency Detection 
System 
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For accurate and efficient characterization of the different reliability mechanisms, an 
on-chip monitoring circuit must be capable of measuring extremely small shifts in 
operating frequency within a very short measurement time. For a typical stress 
experiment, the stress voltage applied to the monitor circuit during long stress periods is 
briefly lowered using on-chip power gates to characterize the degradation at a nominal 
supply voltage. In order to capture the precise aging data before the BTI recovery takes 
place, frequency measurements must be completed in a few microseconds. Furthermore, 
a practical aging monitor should also be able fully-digital, support various stress modes, 
occupy a small silicon area, use a simple test interface for convenient data collection, and 
allow independent characterization of the different aging mechanisms.  
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Figure 1.12: Concept behind the beat frequency detection system.  Small frequency 
shifts induced by circuit aging are magnified by measuring the beat frequency (i.e. 
Δf) rather than the raw frequency of a single ring oscillator. 
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All these requirements can be met using a novel beat frequency detection concept 
illustrated in Fig. 1.12 [35, 36]. During the short measurement periods, a D-flip-flop uses 
a fresh reference Ring OSCillator (ROSC) to sample the output of an identically stressed 
ROSC.  In this configuration, the output of the stressed ROSC is sampled at every rising 
edge of the reference ROSC output producing a signal that exhibits the beat frequency.  
The beat frequency is measured using a counter circuit clocked by the output of the 
reference ROSC. This beat frequency count is recorded after each stress period to 
calculate the actual shift in the stressed ROSC frequency. Consider the example shown in 
Fig. 1.12 where the frequency of the reference ROSC is 1GHz and the frequency of the 
stressed ROSC frequency degrades from 0.99GHz to 0.98GHz.  In this case, the count 
value changes from 100 to 50 for a 0.01GHz (=1%) shift in frequency achieving an 
extremely high measurement sensitivity.  Similarly, the frequency corresponding to a 
count change from 100 to 99 is just 0.0001GHz (=0.01%). Note that the measurement 
time, which is the product of the count and the ROSC period, is less than a microsecond 
in most of our designs which practically eliminates any unwanted BTI recovery. Since 
the reference and stressed ROSCs are identical structures placed next to each other in the 
same power domain, the proposed monitor circuit has a high immunity to voltage and 
temperature drifts.   
1.5 Summary of Thesis Contributions  
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This session will discuss the benefits of the sensor designs that we have implemented 
to accurately monitor the impact of the transistor aging on the circuit performance 
degradation. Each circuit was dedicatedly designed and built targeting a specific circuit 
reliability issue. All the designs deployed the Silicon Odometer beat frequency detection 
system, which allows us to performance frequency degradation measurements with 
timing and resolution that is impossible for any conventional measurement system. 
The first design studies the detailed aging behavior of interconnect paths, for the first 
time. The degradation in interconnect performance caused by BTI and HCI in the driver 
circuit exhibits a strong dependency on the interconnect RC parameters. This dependence 
was carefully characterized by this design. Based on the understanding verified by the 
experimental data, simple aging models and modeling method applicable to interconnect 
designs in advanced technologies were built.  
The second on-chip monitor design focuses on the duty-cycle shift effect caused by 
the asymmetric BTI, and its impact on logic and memory circuits. In particular, detailed 
duty-cycle modulation in clock distribution network and SRAM read speed degradation 
are characterized based on the measurements from test chips. 
The third design uses a ring oscillator based circuit for separately characterizing PBTI 
and NBTI induced frequency shifts are demonstrated in a high-k metal gate process. The 
proposed design, for the first time, supports AC stress with a realistic recovery condition. 
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Other benefits over the previous works include sub-microsecond measurement time, sub-
picosecond resolution and a simple calibration procedure.   
The last design is the first known on-chip EM characterization vehicle which supports 
GHz stress with realistic current waveform. The purposes of the design are to 
characterize the impact of EM effect on the circuit performance, and to study the AC and 
Pulsed DC EM lifetime dependence on stress frequency. 
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Chapter 2.  
 
The Dependence of BTI and HCI 
Induced Frequency Degradation on 
Interconnect Length and Its Circuit 
Level Implications 
 
2.1 Introduction 
Interconnects used in clock networks, signal buses, network-on-chips, memory 
wordlines/bitlines, and high-speed I/Os are critical components in modern ICs. CMOS 
devices in interconnect drivers experience a complex time-varying voltage stress which is 
a function of the interconnect load. As a result, performance degradation of interconnect 
drivers due to reliability mechanisms such as bias temperature instability (BTI) and hot 
carrier injection (HCI) depends on the length and width of an interconnect wire. BTI is 
considered as the primary reliability concern in modern CMOS processes and occurs 
when a device is biased in strong inversion mode [3, 7, 9, 45]. Once a device is turned 
off, the degradation caused by previous stress periods starts to recover immediately. 
Despite the scaling of supply voltage in advanced technologies, HCI remains to be an 
important reliability concern especially towards the end of a product lifetime owing to the 
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4-5x larger time exponent [20, 21, 32]. Moreover, interconnect drivers (for example, 
clock drivers) have a higher activity factor and larger average current driven compared 
with random logic gates, making HCI a greater concern.  
BTI and HCI mechanisms have different sensitivities to the operation conditions 
which depend on the interconnect configuration. Moreover, sheet resistance and parasitic 
capacitance of long wires have not been scaling favorably in advanced processes which 
could lead to interconnect dominated paths having drastically different aging behavior 
compared to logic dominated paths in the future. Although there have been previous 
works showing the impact of fanout load on transistor aging [33-36], almost no attention 
has been paid to the aging behavior in interconnect drivers for long RC wires. A deeper 
insight into interconnect driver aging will enable a more complete picture of system level 
aging and allow us to build interconnect circuits that are more tolerant to device aging.  
For the first time, this work presents measurement results highlighting the 
dependence of BTI and HCI induced aging on wire length [22]. Our previous “all-in-one” 
silicon odometer framework [35, 46] was adopted to separate the BTI and HCI 
contributions with picosecond order resolution and microsecond order measurement 
interrupts. Measurement data from a 65nm test chip shows that BTI-induced degradation 
decreases monotonically for longer interconnect length while HCI exhibits a non-
monotonic dependency on interconnect length. Based on a detailed circuit level analysis, 
simple aging models incorporating interconnect parameters are proposed for estimating 
BTI and HCI induced degradation in interconnect drivers. These models show good 
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agreement with measured data. Several real-world examples are provided that 
demonstrate the practicality of the proposed models in the context of interconnect driver 
design. 
2.2 Interconnect Odometer Design 
 
Figure 2.1: Interconnect odometer test chip diagram. Four ROSCs (stressed pair 
and unstressed pair) are used for each wire configuration to separately monitor BTI 
and HCI induced frequency shifts. 
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The top level block diagram of the interconnect odometer test chip is shown in Fig. 
2.1. Four ROSC configurations with different interconnect lengths of 0μm, 250μm, 
500μm, and 1000μm were implemented. Transistor dimensions of each ROSC stage are 
(W/L)PMOS=6μm/0.06μm and (W/L)NMOS=3μm/0.06μm regardless of the interconnect 
length. Although this configuration may not represent an interconnect circuit optimized 
for speed, it allows us to separate out the impact of interconnect length on frequency 
degradation. Among the four ROSCs, one undergoes BTI stress only, one undergoes both 
BTI and HCI stress, and the other two are remained unstressed serving as a frequency 
reference point. Each stressed oscillator is paired up with its unstressed counterpart, and 
fed into a beat-frequency detection system through multiplexers. On-chip power gates 
provide fast local stress voltage switching in the nanosecond order while a voltage 
controlled oscillator generates an AC stress frequency. 
2.2.1 Beat-frequency detection technique 
The beat frequency odometer system in Fig. 2.2 measures the percentage change in 
the stress ROSC frequency. We include a brief explanation of the beat frequency 
odometer system for convenience but further details can be found in [36]. The output of 
the reference ROSC is used as clock of the D flip-flop (DFF) to sample the stressed 
ROSC output. The initial frequency of the reference ROSC (fref) is set using trimming 
capacitors to be slightly higher than that of the stressed ROSC (fstress). The DFF output 
toggles from low to high whenever the rising edge of the two ROSC outputs overlap. In 
other words, the output of the DFF exhibits the beat frequency fbeat defined as fref - fstress. 
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A counter is implemented at the output of the DFF to record the number of reference 
ROSC periods corresponding to the beat period. The count is registered after each stress 
period, and the frequency shirt in the stress ROSC can be conveniently calculated using 
straightforward algebraic equations shown in Fig. 2.2. 
 
Figure 2.2: Beat frequency odometer system used in this work. N1 and N2 are the 
counts from the counter output, recorded before and after a certain stress period. 
Using the equations listed above, we can calculate the percentage frequency change 
with picosecond resolution and sub-microsecond measurement time. 
The main highlight of the beat frequency odometer system is that it provides 
extremely high-resolution frequency shift measurements (>0.01%) with microsecond 
order measurement interruption which eliminates the unwanted BTI recovery effects. A 
detail comparison of various ROSC based frequency degradation measurement 
techniques can be found in our previous all-in-one odometer paper [35, 46]. 
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Figure 2.3: ROSC pair configuration in stress and measurement modes: the top 
ROSC exhibits the same amount of BTI as the bottom ROSC but without any HCI . 
2.2.2 Separately monitoring BTI and HCI 
The BTI and HCI contributions were separately measured by adopting the “all-in-
one” odometer concept illustrated in Fig. 2.3 [35]. In stress mode, the top ROSC is gated 
off from the supply with the bottom ROSC driving the inputs and outputs of both ROSCs. 
Using this configuration, the transistors in the top ROSC experience the same BTI stress 
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condition as those in the bottom ROSC but with negligible HCI degradation. Note that 
electromigration and Joule heating effect in the wires was negligible due to the small 
average current and RMS current according to the 65nm process used for the test chip 
and therefore the frequency degradation is purely due to the transistor aging. In 
measurement mode, the frequency degradations of the two stressed ROSCs are measured 
using two silicon odometer beat frequency detection systems. The HCI-induced aging can 
be then obtained by subtracting out the BTI component (top ROSC in Fig. 2.3) from the 
combined BTI+HCI effect (bottom ROSC in Fig. 2.3). 
2.2.3 Layout details 
The layout of a ROSC pair with a per-stage interconnect length of 1000μm is shown 
in Fig. 2.4. A stressed ROSC and its fresh counterpart are placed right next to each other 
symmetrically to minimize any systematic variation due to layout mismatches, voltage 
gradients, and temperature differences. Minimum width M2 wires were laid out in a 
serpentine manner to fit the long interconnect in the given die area. In order to minimize 
any coupling effect occurring at the end of each metal segment, double shielded wires 
with minimum metal-to-metal spacing was used. We understand this may increase the 
capacitive loading of the signal interconnect compared to a typical interconnect circuit. 
However, our analysis shows that by parameterizing circuit parameters such as wire 
capacitance, wire resistance, and the driver’s equivalent resistance values, we can build 
universal aging models applicable to a wide range of interconnect designs across 
difference technologies and operating conditions. Further details on this point can be 
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found in Section IV. The die photo and key features of the 65nm interconnect odometer 
test chip are given in Fig. 2.5. 
 
Figure 2.4: The ROSC pair layout is symmetric and contains double shielded signal 
wires. 
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2.3 Testchip Results 
2.3.1 ROSC aging measurements 
 
Figure 2.5: Die photo and feature summary of the 65nm interconnect odometer test 
chip. 
We first present experimental data from the test chip in Fig. 2.6 showing the general 
behavior of HCI and BTI degradation from ROSCs without any long interconnects 
between the inverter stages. As expected, BTI shows a positive dependence on 
temperature, while HCI has a slightly negative dependence on temperatures which is 
mainly due to the reduced drain current resulting from increased phonon scattering (Fig. 
2.6 (a)). BTI is at best weakly dependent on the frequency as verified in Fig. 2.6 (b), 
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while HCI degradation increases at higher frequencies due to the higher switching 
activity. Fig. 2.6 (c) shows that both aging mechanisms worsen at higher stress voltages 
with HCI displaying a stronger voltage dependence. Both BTI and HCI degradations 
show good agreement with simple power law models (i.e. tn) using fitted power law 
exponents n which are denoted in the figure. BTI is the primary aging contributor at early 
stress times while HCI with its 4-6 times larger power law exponent surpasses BTI at 
longer stress times, which results in a cross over point between the two trend lines.  
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Figure 2.6: Measured BTI and HCI contribution under different (a) temperatures, 
(b) frequencies, and (c) stress voltages. The HCI component is obtained by 
subtracting out the BTI-only degradation from the BTI+HCI degradation. 
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Figure 2.7: Measured frequency degradation induced by BTI and HCI for different 
interconnect lengths. BTI is the worst at L=0μm while HCI is the worst at L=500μm. 
Having confirmed the general behavior of HCI and BTI through repeated tests, we 
carried out stress experiments on the ROSCs with long interconnects. Fig. 2.7 shows the 
BTI and HCI degradation versus stress time for different interconnect configurations. To 
our surprise, under an identical stress condition, the ROSC with no interconnect shows 
the worst BTI degradation, while the ROSC with an interconnect length of 500µm had 
the worst HCI degradation. The time it takes for HCI to overtake BTI (i.e. crossover 
time) decreases by almost three orders of magnitude as the interconnect length is 
increased from 0μm to 1000μm as plotted in Fig. 2.8 (b) under a stress condition of 2.4V, 
300MHz at 85°C. In the following sections, we further examine the unexpected BTI and 
HCI trends shown in Fig. 2.7 which clearly indicates a difference in their wire length 
dependencies. 
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Figure 2.8: (a) The BTI and HCI components crossover as the BTI dominates 
initially while the larger slope of HCI makes it dominate at longer stress times. (b) 
The crossover time becomes shorter with a longer interconnect due to the larger 
HCI.  
2.3.2 Interconnect length vs. BTI aging 
BTI induced frequency shifts after 19 hours of stress at 2.4V are shown in Fig. 2.9 for 
different interconnect lengths. BTI aging decreases monotonically with longer 
interconnects for all three stress conditions. This can be explained by the longer signal 
transition time in longer wires which translates into a shorter time in which the transistors 
are actually exposed to a full BTI stress. Simulated waveforms in Fig. 2.10 show a longer 
slew rate for longer wires. The results summarized in the table confirms a 6.2X longer 
transition time (tT=tR+tF) and a 9.6% reduction in the effective stress duty cycle (tL/τ) as 
the wire length is increased from 0μm to 1000μm for a driver size of 
  34 
(W/L)PMOS=6μm/0.06μm and (W/L)NMOS=3μm/0.06μm. Note that PBTI in NMOS is 
negligible in this 65nm process as it does not employ high-k metal-gate process.  
However, the general behavior will be exacerbated in the presence of PBTI as the duty 
cycle for the NMOS is also reduced for longer interconnects. Fig. 2.9 also reveals a 
weaker dependency on interconnect length for lower AC stress frequencies. This can be 
attributed to the smaller fraction of time spent for signal transition at lower input 
frequencies, which makes the duty cycle less sensitive to the interconnect length as 
shown in the simulations for different AC stress periods in Fig. 2.11. 
 
 
Figure 2.9: Measured data (markers) and modeling results (curves) for BTI induced 
frequency degradation. 
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Figure 2.10: Effective stress time (tL) decreases in longer interconnects resulting in a 
smaller BTI degradation as shown in the measured data in Fig. 2.9.   
 
Figure 2.11: The time during which the device is exposed to a full BTI stress (i.e. 
tL/τ) decreases with a longer interconnect due to the slower signal transitions.   
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2.3.3 Interconnect length vs. HCI aging 
The effect of HCI in Fig. 2.12 shows a non-monotonic relationship with wire length. 
This is somewhat counter-intuitive but can be explained using the following two reasons.   
1) A driver with a longer wire has a smaller peak current due to the voltage division 
effect between the wire resistance and the driver’s equivalent resistance as shown in Fig. 
2.13. In other words, the effective stress voltage Veff that dictates the amount of HCI 
decreases with a longer interconnect. Additional simulation results in Fig. 2.14 confirm 
that the peak discharging current (Ipeak) through the NMOS decreases with longer 
interconnect due to the aforementioned voltage division effect. For the simulation, we use 
a driver size of (W/L)PMOS=6μm/0.06μm and (W/L)NMOS= 3μm/0.06μm and a distributed 
RC wire model to obtain accurate results. The reduction of the peak current has a similar 
effect as having a lower effective stress voltage and therefore leads to a smaller frequency 
shift. Note that the peak current may actually increase for wire lengths from 0µm to 
200µm due to the fast input slew rate that causes the NMOS to turn off before it enters 
the saturation mode. 
2) A longer wire makes the current pulse wider due to the larger wire capacitance 
which has the effect of increased effective stress time (teff) compared to a shorter wire. A 
longer current pulse width shown in Fig. 2.13 is equivalent to an increased HCI stress 
time which leads to increased HCI degradation for longer interconnects [19]. 
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Figure 2.12: Measured data (markers) and modeling results (curves) for HCI 
induced frequency degradation.   
 
Figure 2.13: In longer interconnects, the effective stress time increases while the 
effective stress voltage decreases resulting in the non-monotonic HCI trend in Fig. 
2.12.  
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Figure 2.14: HCI parameters versus interconnect length. Peak current decreases 
while the pulse width increases for longer interconnects. The combined effect is a 
non-monotonic dependence of HCI induced frequency degradation on interconnect 
length. 
The combined effects of 1) and 2), coupled with their different sensitivities on the 
frequency degradation, result in the non-monotonic relationship between HCI induced 
frequency shift and interconnect length. 
2.4 Aging Models for Interconnect Driver 
As we saw in the previous sections, frequency degradation due to BTI and HCI 
depends on the transition time and bias condition which are both strong functions of the 
interconnect load. However, none of the existing circuit aging models incorporate 
interconnect related parameters for estimating BTI and HCI induced degradation. In this 
section, we propose analytical models applicable to global interconnect drivers which 
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agree well with the experimental results in section III. The general approach for modeling 
the frequency degradation in global interconnects is described below.  
• Step 1: The frequency degradation of an interconnect dominated path is less 
sensitive to the device aging compared to a logic dominated path due to the time invariant 
interconnect RC delay. We account for this difference by introducing a sensitivity factor 
α.  
• Step 2: The amount of BTI and HCI aging depends on the effective stress time 
and effective stress voltage that vary with interconnect length. Existing BTI and HCI 
models with modified stress time and stress voltage are used to derive the final model.  
Section IV.A describes the above step 1 where we will first analyze the sensitivity 
factor and derive its mathematical expression. In sections IV.B and IV.C, we perform 
step 2 where the final analytical BTI and HCI models for interconnect drivers are 
derived. 
2.4.1 Sensitivity factor 
Delay degradation of an interconnect dominated-path is less sensitive to the transistor 
parametric shift compared to its logic-dominated counterpart. This can be seen from the 
HSPICE results in Fig. 2.15 where a device Vt shift of 30% translates into a 12% 
frequency degradation for a ROSC with a 1000µm interconnect per stage, whereas the 
degradation for a ROSC with no interconnects is 15%. This effect can be easily captured 
in our model by introducing a sensitivity factor α defined as the ratio between the % 
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frequency degradation of an interconnect dominated path and that of a logic dominated 
path for the same amount of device aging: 
(
∆𝑓
𝑓
)
𝑖𝑛𝑡𝑒𝑟𝑐𝑜𝑛𝑛𝑒𝑐𝑡
= 𝛼 (
∆𝑓
𝑓
)
𝑙𝑜𝑔𝑖𝑐
                                                                                 (2.1) 
For a given interconnect resistance (RW), interconnect capacitance (CW), load 
capacitance (CL), equivalent driver resistance before (Req) and after stress (ΔReq=Req'-
Req), and the inverter stage number Nstage, the ROSC period can be calculated as: 
𝜏 = 2𝑁𝑠𝑡𝑎𝑔𝑒 [𝑅𝑒𝑞(𝐶𝑊 + 𝐶𝐿) + 𝑅𝑊 (
𝐶𝑊
2
+ 𝐶𝐿)]                                                       (2.2) 
The % frequency degradation can then be expressed as: 
(
∆𝑓
𝑓
)
𝑖𝑛𝑡𝑒𝑟𝑐𝑜𝑛𝑛𝑒𝑐𝑡
=
∆𝑅𝑒𝑞(𝐶𝑊+𝐶𝐿)
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)+𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
                                                               (2.3) 
Note that RW and CW of a wire can be simply calculated from the sheet resistance and 
metal capacitance parameters. The percentage frequency degradation for a logic only path 
can be written as: 
(
∆𝑓
𝑓
)
𝑙𝑜𝑔𝑖𝑐
=
∆𝑅𝑒𝑞𝐶𝐿
𝑅𝑒𝑞
′ 𝐶𝐿
=
∆𝑅𝑒𝑞
𝑅𝑒𝑞
′                                                                                          (2.4) 
Using equations (3) and (4), the expression of α can be derived as: 
𝛼 = (
∆𝑓
𝑓
)
𝑖𝑛𝑡𝑒𝑟𝑐𝑜𝑛𝑛𝑒𝑐𝑡
/ (
∆𝑓
𝑓
)
𝑙𝑜𝑔𝑖𝑐
                                                           
    =
∆𝑅𝑒𝑞(𝐶𝑊+𝐶𝐿)
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)+𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
𝑅𝑒𝑞
′
∆𝑅𝑒𝑞
 =
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)+𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
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     =
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)+𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
                                                                                      (2.5) 
The above sensitivity factor will be applied to the BTI and HCI models proposed in 
sections B and C. 
 
Figure 2.15: Frequency shift vs. Vt shift for different interconnect lengths. 
Frequency shift of an interconnect-dominated path is less sensitive to Vt shifts 
compared to a logic-dominated path due to the constant wire RC delay. This effect 
is captured using the sensitivity parameter α in section IV-A for an accurate aging 
estimation. 
2.4.2 BTI aging model for interconnect drivers 
While the detailed physics for BTI are still under debate, the following two models 
are generally considered for BTI induced degradation: the reaction-diffusion (R-D) model 
which follows a power law time dependence (∝ tn), and the trapping-detrapping model 
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which follows a logarithmic time dependence (∝ log(Bt+1)). Our experimental data 
shows good agreement with the power law dependence under different stress conditions 
and hence we report the time exponent values in this work.   
BTI aging is a function of device on time. Hence, in the context of an interconnect 
driver, it can be expressed using the cycle time parameter tL/τ, where tL and τ are defined 
in Fig. 2.10. Employing the models in [6, 47] with dynamic stress modeling methodology 
in [48] adopted, the deviation of BTI from the ideal 50% duty cycle case can be 
expressed using (50%-tL/τ)f, where f is determined empirically. The overall BTI induced 
frequency shift can be expressed as: 
(
∆𝑓
𝑓
)
𝐵𝑇𝐼
= (
∆𝑓
𝑓
)
@50%
[1 − 𝐵 (50% −
𝑡𝐿
𝜏
)
𝑓
]  
               = 𝐴(𝑉𝑠𝑡𝑟 − 𝑉𝑡)
−0.5𝑒(𝛾𝑉𝑠𝑡𝑟)𝑒(−
𝐸𝑎
𝑘𝑇
)𝑡𝑛 [1 − 𝐵 (
2𝑡𝑇
𝜏
)
𝑓
]                                       (2.6) 
Here, γ is the voltage acceleration factor; Ea is the temperature activation energy. 
Both parameter values are reaction characteristics related coefficients obtained from 
silicon results under different stress voltage and temperature conditions. Vstr is the stress 
voltage, Vt is threshold voltage, t is the BTI stress time of a logic only path, n is the BTI 
time exponent, tT is the transition time, and τ is the period of AC stress cycle. A, B and f 
are empirical parameters found to be 3.3×10-4, 5.0 and 0.70 in the 65nm technology used 
for this work. The transition time tT is interconnect RC dependent, which can be simply 
denoted as by using the text book Elmore model: 
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𝑡𝑇 = 𝑅𝑒𝑞(𝐶𝑊 + 𝐶𝐿) + 𝑅𝑊 (
𝐶𝑊
2
+ 𝐶𝐿)                                                                      (2.7) 
Using the sensitivity factor from section A, the overall BTI frequency degradation for 
long interconnects can be derived as: 
(
∆𝑓
𝑓
)
𝐵𝑇𝐼𝑖𝑛𝑡𝑒𝑟𝑐𝑜𝑛𝑛𝑒𝑐𝑡
= 𝛼 (
∆𝑓
𝑓
)
𝐵𝑇𝐼
  
 =
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)+𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
(𝑉𝑠𝑡𝑟 − 𝑉𝑡)
−0.5𝑒(𝛾𝑉𝑠𝑡𝑟)𝑒(−
𝐸𝑎
𝑘𝑇
)𝑡𝑛  
∙ [1 − 𝐵 (
2𝑅𝑒𝑞(𝐶𝑊+𝐶𝐿)+2𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
𝜏
)
𝑓
]                                                                (2.8) 
2.4.3 HCI aging model for interconnect drivers 
From the general HCI models [16, 49], the degradation of frequency can be 
approximated as follows assuming a simple Arrhenius dependency: 
(
∆𝑓
𝑓
)
𝐻𝐶𝐼
=
𝐶
𝑉𝑠𝑡𝑟−𝑉𝑡
𝑒(
𝐸𝑏
𝑘𝑇
)𝑒
(−
𝐷
𝑉𝑒𝑓𝑓
)
𝑡𝑒𝑓𝑓
𝑚                                                                          (2.9) 
where C, D, and m are empirical parameters, teff is the effective HCI stress time 
which is directly related to the signal transition time, and Veff is the effective drain to 
source voltage during stress. The experimental and simulation results in section III show 
that both the effective stress voltage and effective stress time depend on the interconnect 
RC load. As noted earlier, a long interconnect causes the output signal voltage to be 
divided between the interconnect resistance RW and the transistor drain-to-source (Vds) 
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while charging and discharging. So the effective HCI stress voltage can be approximated 
as: 
𝑉𝑒𝑓𝑓 =
𝑅𝑒𝑞
𝑅𝑒𝑞+𝑅𝑊
𝑉𝑠𝑡𝑟                                                                                                 (2.10) 
where Req is the equivalent driver resistance, RW is the interconnect resistance, and 
Vstr is the HCI stress voltage in a path without interconnect. 
Under the assumption that the HCI stress time is proportional to the transition time, 
the effective stress time considering interconnect impact can be expressed as: 
𝑡𝑒𝑓𝑓 =
𝑅𝑒𝑞(𝐶𝑊+𝐶𝐿)+𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
𝑅𝑒𝑞𝐶𝐿
𝑡                                                                              (2.11) 
Here, t is the time a device in a logic dominated path is under HCI stress. Finally, the 
HCI induced frequency degradation can be derived using the sensitivity factor introduced 
in section A:   
(
∆𝑓
𝑓
)
𝐻𝐶𝐼𝑖𝑛𝑡𝑒𝑟𝑐𝑜𝑛𝑛𝑒𝑐𝑡
= 𝛼 (
∆𝑓
𝑓
)
𝐻𝐶𝐼
  
=
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)
𝑅𝑒𝑞
′ (𝐶𝑊+𝐶𝐿)+𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
∙
𝐶
𝑉𝑠𝑡𝑟−𝑉𝑡
𝑒(
𝐸𝑏
𝑘𝑇
)𝑒
(−
𝐷
𝑉𝑒𝑓𝑓
)
   
∙ [
𝑅𝑒𝑞(𝐶𝑊+𝐶𝐿)+𝑅𝑊(
𝐶𝑊
2
+𝐶𝐿)
𝑅𝑒𝑞𝐶𝐿
𝑡]
𝑚
                                                                (2.12) 
The results from (8) and (12) are overlaid onto the measured data in Figs. 2.9 and 
2.12 showing good agreement with actual hardware data. This verifies that the equations 
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based on the various interconnect parameters are capable of modeling the monotonic 
behavior of BTI and non-monotonic behavior of HCI for a wide range of interconnect 
lengths. Note that both models capture the voltage and temperature dependencies using 
the voltage acceleration factor γ, D and activation energy Ea, Eb respectively. The models 
with parameters used are summarized in Fig. 2.16. 
 
Figure 2.16: Summary table of proposed BTI and HCI model for interconnect 
drivers with parameter values. 
2.5 Aging Models for Interconnect Driver 
In this section, we present a closed loop modeling methodology that utilizes the 
aforementioned circuit aging models for accurate prediction of interconnect performance 
degradation. The impact of interconnect geometry on the overall performance 
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degradation was also examined. Finally, we show a case study of a global interconnect 
path design which uses the proposed closed loop design methodology to determine the 
optimal repeater count and sizing considering BTI and HCI effects.  
2.5.1 Closed loop aging calculation for interconnect paths 
For logic dominated paths, the delay degradation can be simulated by simply 
plugging in parameters such as stress voltage, stress time, activity factor, and switching 
frequency into a device reliability model. However, this “open loop” approach will not 
yield accurate results for interconnect dominated paths as the degradation in the driver 
circuit itself leads to a change in the stress condition which in turn affects the amount of 
HCI and BTI aging in the driver. In other words, degradation of an interconnect driver 
and the stress condition are interdependent. For example, in case of BTI, the transition 
time tT (Fig. 2.10) determined by the equivalent driver impedance (Req) increases with 
stress time as a result of aging. This increase in tT reduces the amount of BTI in the driver 
giving rise to a compensatory effect. Similarly, in case of HCI, the effective stress 
voltage (Veff) and the effective stress time (teff) are functions of Req, so the actual stress 
condition changes depending on the transistor aging.  
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Figure 2.17: Closed loop calculation of interconnect driver aging incorporating the 
interconnect RC impact. Transistor parameters are updated every time step based 
on the aging and stress conditions in the previous stress time interval ∆t.  
To account for the interplay between the device aging and the stress condition in 
interconnect drivers, we propose a closed loop calculation method that feeds the 
parametric shift information back into the original aging model for accurate estimation of 
interconnect driver aging. The general flow of the closed loop calculation method is 
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shown in Fig. 2.17. First, the fitting constant in the BTI and HCI aging models such as A, 
B, C, D, f, m, n, γ, Ea and Eb are acquired from the curve fitting on testchip 
measurements. Then for the circuit of interest, the fresh electric parameters such as Req, 
RW, CW, and CL are extracted from the layout design. These parameters are then used to 
calculate the stress related parameters such as tT, α, Veff and teff. To estimate the 
frequency degradation at time tprevious+∆t, the circuit parameters (i.e. Req, RW, CW, and CL) 
at the previous time tprevious and the additional stress period (∆t) are applied to the aging 
models. Additionally, the interconnect driver resistance Req is updated for the next time 
interval. The same procedure repeats until the total stress time tstr = t0+N∙Δt (N is the 
number of iteration) reaches the target stress time ttarget. Note that the end results are the 
superposition of both BTI and HCI aging, as the overall shift value is the sum of the 
frequency shifts predicted by the models. A smaller time step used for the iteration will 
give more accurate aging results at the expense of a longer computation time.  
The comparison between the open loop and closed loop methods for estimating the 
overall aging induced frequency shift ∆f% = (∆f%)BTI + (∆f%)HCI are shown in Fig. 2.18. 
As mentioned before, there is a trade-off between time step and accuracy. That is, the 
prediction is more accurate with a smaller time step to update the parameters. We chose a 
time step of 10 minutes for the particular stress condition in Fig. 2.18 because the 
frequency shift difference between 10 minutes and 6 seconds is only 1.8×10-5%, which is 
negligible comparing to the total frequency shift which is in the range of 3~8%. For 
different stress conditions and stress times, the minimum time step can be determined 
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based on the maximum error that can be tolerated. The results show that the open loop 
method underestimates the frequency shift by up to 4.3%. For extremely short (<100µm) 
or long (>2000µm) interconnects, the two calculation methods give almost the same 
results. This is because the transistor degradation has negligible influence on the stress 
condition for short interconnects while the delay itself is a weaker function of the drive 
resistance Req for long interconnects.  
 
Figure 2.18: Comparison between open loop (=direct calculation) and closed loop 
(=parameters updated each time interval) aging results as a function of interconnect 
length. The impact of the close loop time step on frequency shift results is negligible 
when the interval is smaller than 10min for this stress condition. 
Note that we used the open loop calculation to fit our experimental data in the 
previous section only because it was a sufficient and simple way for explaining the 
monotonic decrease of BTI and the non-monotonic behavior of HCI. A close loop model 
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however should be used for more accurate results in the general case. Although the 
discrepancy between the two methods may seem rather small in the 65nm technology 
used for this work, not accounting for these effects may lead to unforeseen interconnect 
timing failures in future technology nodes where aging-induced degradation is expected 
to worsen.  
2.5.2 Interconnect geometry dependence 
The proposed aging calculation method can be useful for studying the dependence of 
BTI and HCI on various interconnect geometries such as wire width, spacing between 
wires, and metal layer. Since the interconnect resistance RW and capacitance CW can be 
expressed using these interconnect geometrical parameters, we can apply the proposed 
methodology to a wide range of interconnect designs (e.g. clock network, global bus, 
memory, I/O) across different process technologies.  To demonstrate the practicality of 
our approach, we provide an example wherein the impact of interconnect length and 
width on delay degradation is analyzed. The overall procedure is as follows. First, the 
relationships between the interconnect RC parameters (RW and CW in Fig. 2.17) and the 
wire length and width are enumerated. For example, the total wire resistance RW is 
proportional to the wire length but inversely proportional to the wire width. The total 
wire capacitance CW, on the other hand, must be decomposed into CW_HORIZONTAL and 
CW_VERTICAL as the two components have different dependencies on the wire geometry. 
Here, CW_HORIZONTAL is defined as the capacitance seen by the wire’s side plates while 
CW_VERTICAL is the capacitance seen by the wire’s bottom and top plates. CW_HORIZONTAL is 
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proportional to the length but independent of wire width, while CW_VERTICAL is 
proportional to both the wire’s width and length. Based on these simple first order 
relationships, we can estimate the frequency degradation versus both interconnect length 
and width using the close loop modeling approach to obtain the results in Fig. 2.19. The 
minimum interconnect width for different metal layers of this technology are also listed 
on the same figure for reader’s reference.   
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Figure 2.19: Dependence of BTI (a) and HCI (b) induced frequency shift on 
interconnect width and length. 
Since the length dependency was already discussed extensively in section III, here we 
briefly comment on the width dependency of BTI and HCI degradation. Fig. 2.19 (a) 
indicates that a buffer driving a wider wire results in a lesser amount of BTI degradation. 
This is due to the increased signal delay which causes the effective BTI stress time (tL/τ 
in Fig. 2.10) to go down. Contrary to the BTI results, HCI induced frequency degradation 
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increases with a wider wire due to the higher effective stress voltage (Veff in Fig. 2.13) as 
shown in Fig. 2.19 (b). Note that the aging analysis provided in this section must be 
considered in conjunction with metrics such as performance and power consumption 
which are perhaps the primary design considerations.  
 
Figure 2.20: (a) Interconnect delay of a 10mm path with 20 repeaters as a function 
of driver size, before and after stress. (b) Interconnect delay of a 10mm path as a 
function of the number of repeaters, before and after stress. The sizing of each 
repeater was kept the same for easier comparison. 
2.5.3 Interconnect path design with aging consideration 
To show the application of the proposed aging models on real circuits, this section 
describes a methodology for estimating the optimal number of repeaters and the sizing of 
each repeater. To reduce the overall delay of a global interconnect path, signal wires are 
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typically broken into shorter segments separated by repeaters. The total propagation delay 
of the signal path can be expressed as: 
𝑡𝑑 = 𝑁 {𝑅𝑒𝑞 [
𝑙
𝑁
𝐶𝑊 + 𝐶𝐿(1 + 𝑡𝑖𝑛𝑡)] + 𝑅𝑊 (
𝑙
𝑁
𝐶𝑤
2
+ 𝐶𝐿)}                                       (2.13) 
Here, tint is the delay of an unloaded buffer, 𝑙 is the total wire length, and N is the 
number of repeaters inserted. For a fixed number of repeaters, the transistor delay (first 
term in (13)) to become a larger portion of the overall propagation delay for an 
interconnect path with smaller drivers. This means that an interconnect path with 
numerous small drivers are more susceptible to aging effects compared to that with few 
large drivers. This behavior is verified through the simulations results in Fig. 2.20 (a) 
which shows larger delay degradation for smaller driver sizes. From the figure we can 
clearly see that a driver size of WP/WN=10µm/5µm achieves the minimum delay for a 
fresh circuit while WP/WN=12µm/6µm is required for minimum delay in the presence of 
device aging. We also varied the number of repeaters while fixing the driver size to study 
its impact on overall frequency degradation. The results given in Fig. 2.20 (b) show 
worse delay degradation for an interconnect path with a larger number of repeaters. This 
can be attributed to the transistor delay dominating the overall path delay as the number 
of repeaters is increased. Our results based on the stress condition denoted in Fig. 2.20 (b) 
also show that the optimal number of repeaters is 12 when aging is considered versus 14 
when aging is not considered. 
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2.6 Conclusions 
This study explores, for the first time, the detailed aging behavior of interconnect 
paths. The degradation in interconnect performance caused by BTI and HCI in the driver 
circuit exhibits a strong dependency on the interconnect RC parameters. This dependence 
must be thoroughly understood in order to build accurate aging models applicable to 
interconnect designs in advanced technologies. In this work, we first demonstrated a 
65nm interconnect odometer test vehicle capable of accurately measuring the frequency 
degradation of signal paths with different interconnect lengths. Our previous all-in-one 
odometer concept was adopted to separately measure BTI and HCI aging. The 
measurement interrupt was kept below 3µs to avoid any unwanted BTI recovery. 
Experimental results show that the frequency degradation caused by BTI decreases with 
increasing interconnect length, while the HCI induced degradation peaks at around 
500µm. This difference in the interconnect dependencies were explained using circuit 
simulations that account for the effective stress time and stress voltage during signal 
transitions. Simple circuit aging models were developed and compared against the 
measured data. We next proposed a closed loop modeling methodology which precisely 
captures the interplay between interconnect RC parameters and the change in stress 
condition. Finally, a case study of the closed loop model was shown where the delay shift 
for a practical interconnect path was minimized using optimal number of buffers. 
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Chapter 3.  
 
Duty-Cycle Shift under Asymmetric 
BTI Aging: A Simple Characterization 
Method Based on Ring Oscillator and 
its Application to SRAM Timing 
 
3.1 Introduction 
OUTPUT:
INPUT :
td’
Delay degrdation
Idle
No degradation
Duty-Cycle=50%
: PBTI: NBTI
INPUT OUTPUT
td
Idle
0 1
Active
0 1
TCLK
Duty-Cycle>50%
 
Figure 3.1: (upper) Alternating NBTI/PBTI stress in a buffer chain in idle mode. 
(lower) Asymmetric delay degradation of rising and falling edges results in duty-
cycle shifts. 
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Low power SRAMs, dynamic register files, and domino gates typically rely on both 
the rising and falling edges of the clock to generate internal timing signals. Unlike 
standard flip-flop or latch based pipelines where only the primary clock edge   (e.g. rising 
edge) is utilized, the performance of the circuits mentioned above is directly affected by 
any change in the clock duty-cycle. Bias Temperature Instability (BTI) stress in the clock 
signal path during idle or clock gated mode results in an aging-induced duty-cycle shift. 
Fig. 3.1 illustrates this situation in a typical clock buffer chain scenario. In an idle mode 
or clock gated mode, the input clock signal is not switching which results in a DC stress 
condition with NBTI and PBTI occurring in alternative gates. When the circuit is 
switched back to an active mode, the first clock signal (e.g. the first rising edge in Fig. 
3.1) propagates through unstressed fresh devices while the second edge (i.e. the first 
falling edge in Fig. 3.1) traverses through the stressed devices. Consequently, the delay of 
the second edge becomes longer compared to that of the first edge due to BTI under DC 
stress resulting in a duty-cycle shift. Simulation results based on a 540ps delay path 
driven by a 1GHz clock in Fig. 3.2 show that the delay of the first edge is almost constant 
while the delay of the second edge is degraded by 110ps for a 20% Vt shift causing the 
duty-cycle to change from 50% before stress to 61% after stress.  
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Figure 3.2: Simulated delay and duty-cycle shifts of a 540ns signal delay (=td) path 
driven by a 1GHz clock signal (=1/TCLK). The duty-cycle shift is a function of the 
initial duty-cycle, td, TCLK, and degradation of the 2nd signal edge delay.   
The asymmetric BTI stress in SRAM signal and clock path affects the duty-cycle of 
various internal timing signals. This in turn negatively affects the read speed of low 
power SRAMs which typically rely on both the rising and falling edges of the input clock 
for generating timing signals [50]. When the input clock is gated off during long idle 
periods, DC BTI stress occurs in alternating devices along the clock path, as shown in 
Fig. 3.3. When the circuit switches from idle to active mode, as a result of the asymmetric 
BTI, we can see that phase ‘0’ for address decoding, wordline driving, and bitline 
discharging becomes longer, while phase ‘1’ for sense amplifier enable, bitline 
precharging, and data latching becomes shorter. This has two implications: (1) the clock-
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to-dataout delay increases due to the delayed sense amplifier enable signal, and (2) the 
shorter precharge cycle leads to an incomplete bitline pre charge level which in turn 
increases the sensing time. This can be seen in the simulation results in Fig. 3.4. 
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Figure 3.3: Asymmetric BTI occurs when a circuit path switches from idle to active 
mode. Circuits such as low power SRAM are particularly prone to asymmetric BTI 
aging as they utilize the second edge of the clock.   
Even though this effect has drawn the attention of designers, none of the previous 
aging sensors [22, 35, 36, 41, 42, 48, 51-53] were able to verify it experimentally. In this 
work, we present a simple and practical duty-cycle characterization method based on the 
“silicon odometer” beat frequency detection (BFD) framework [35, 36]. Based on beat 
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frequency concept, we propose the first known on-chip reliability monitor to accurately 
characterize the impact on asymmetric BTI on SRAM read speed. By measuring the 
frequency difference between two SRAM arrays where the output signals are looped back 
to the input clock to form an oscillating circuit, we can achieve a picosecond order 
measurement precision with a measurement interrupt less than a microsecond. 
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Figure 3.4: SRAM read timing under asymmetric BTI aging. Duty cycle changes 
with stress.  
3.2 Utilizing the Silicon Odometer Framework for Duty-Cycle 
Calculation 
Our silicon odometer beat frequency detector which is capable of measuring stress-
induced percentage change in the period of a Ring OSCillator (ROSC), can readily be 
used to estimate percentage change in duty-cycle of a clock driven by a chain of inverters 
under stress. In this section, we provide the mathematical derivation which shows how 
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the measurements from the odometer circuit can be used to calculate the duty cycle 
degradation.  
Consider a ROSC with m inverter stages. During stress mode, the ROSC loop is open 
(NAND gate not shown in Fig. 3.5) and all inverters are exposed to a DC BTI stress. 
Since the NMOS and PMOS devices along the ROSC signal path are alternately stressed, 
the shift of the ROSC period can be expressed as: 
∆𝑇𝑅𝑂𝑆𝐶
𝑇𝑅𝑂𝑆𝐶
≈
𝑚
2
(∆𝑡𝑖𝑛𝑣,𝑃𝑈+∆𝑡𝑖𝑛𝑣,𝑃𝐷)
𝑚(𝑡𝑖𝑛𝑣,𝑃𝑈+𝑡𝑖𝑛𝑣,𝑃𝐷)
=
1
2
∙
∆𝑡𝑖𝑛𝑣,𝑃𝑈+∆𝑡𝑖𝑛𝑣,𝑃𝐷
𝑡𝑖𝑛𝑣,𝑃𝑈+𝑡𝑖𝑛𝑣,𝑃𝐷
                                                    (3.1) 
where the degradation in the inverter pull-up and pull-down delays are ∆tinv,PU and 
∆tinv,PD, respectively. Now consider an inverter chain with n number of stages that has 
undergone the same stress amount. The shift in the duty-cycle (D.C.) of the output signal 
becomes: 
∆𝐷. 𝐶. =
𝑡𝑑
′ −𝑡𝑑
𝑇𝐶𝐿𝐾
=
∆𝑡𝑑
𝑡𝑑
 ∙
𝑡𝑑
𝑇𝐶𝐿𝐾
=
n
2
(∆𝑡𝑖𝑛𝑣,𝑃𝑈+∆𝑡𝑖𝑛𝑣,𝑃𝐷)
n
2
(𝑡𝑖𝑛𝑣,𝑃𝑈+𝑡𝑖𝑛𝑣,𝑃𝐷)
∙
𝑡𝑑
𝑇𝐶𝐿𝐾
                                            (3.2) 
Here, td' and td are the total propagation delays of the n stage inverter chain before and 
after stress, respectively (see Fig. 3.1), and TCLK is the period of the input clock signal to 
the inverter chain. Since td is equal to half the period of an unstressed ROSC with the 
same number of stages as the inverter chain, we can rewrite (td'-td)/td as ΔTROSC/(TROSC/2) 
as assuming the fresh pull-up and pull-down delays are the same. Note that this quantity 
is independent of the number of stages m. This means that the duty-cycle degradation of 
the output clock can be expressed as: 
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 ∆𝐷. 𝐶. = 2 ∙
∆𝑇𝑅𝑂𝑆𝐶
𝑇𝑅𝑂𝑆𝐶
 ∙
𝑡𝑑
𝑇𝐶𝐿𝐾
                                                                                         (3.3) 
If we assume that the initial duty-cycle is 50%, the duty-cycle after stress can be 
described as: 
𝐷. 𝐶. ′ = 50% +
∆𝑡𝑑
𝑡𝑑
 ∙
𝑡𝑑
𝑇𝐶𝐿𝐾
  =  50% + 2 ∙
∆𝑇𝑅𝑂𝑆𝐶
𝑇𝑅𝑂𝑆𝐶
 ∙
𝑡𝑑
𝑇𝐶𝐿𝐾
                                          (3.4) 
Therefore, by using the measured data ΔTROSC/TROSC from the odometer circuit and 
design specific parameters td and TCLK obtained from circuit simulations, we can 
accurately calculate the duty-cycle shift of an arbitrary signal path.  
Similar to the inverter chain example described above, we can compute the duty-
cycle shift of a random logic path consisting of arbitrary gates (e.g. NAND, NOR, INV). 
The propagation delay of a random logic path can be expressed as: 
𝑡𝑑 = ∑ 𝑡𝑖,𝑃𝑈𝑖 + ∑ 𝑡𝑗,𝑃𝐷𝑗                                      
where i and j denote the stages with a pull-up and pull-down transition, respectively. 
Next, we assume that the amount of delay degradation is a linear function of the threshold 
voltage shift and that the ratio between PBTI and NBTI is α. That is,  
∆𝑡𝑖𝑛𝑣,𝑃𝐷 = 𝛽∆𝑉𝑡,𝑁𝐵𝑇𝐼 , ∆𝑉𝑡,𝑃𝐵𝑇𝐼 = 𝛼∆𝑉𝑡,𝑁𝐵𝑇𝐼  
Since the delay degradation depends on the type of gate [54] as well as the fanout 
(FO) [35], we introduce a sensitivity parameter γ to map the delay degradation of an 
arbitrary gate and arbitrary FO to that of an inverter with a known fanout of one. The 
degradation of the path delay can be now written as:  
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∆𝑡𝑑 = ∑ 𝛾𝑖∆𝑡𝑖𝑛𝑣,𝑃𝑢𝑙𝑙−𝑢𝑝 +𝑖 ∑ 𝛾𝑗∆𝑡𝑖𝑛𝑣,𝑃𝑢𝑙𝑙−𝑑𝑜𝑤𝑛𝑗   
= ∑ 𝛾𝑖𝛼𝛽∆𝑉𝑡,𝑁𝐵𝑇𝐼 +𝑖 ∑ 𝛾𝑗𝑗 𝛽∆𝑉𝑡,𝑁𝐵𝑇𝐼                                                                      (3.5) 
Finally, the duty-cycle after stress can be expressed as: 
𝐷. 𝐶. ′ = 50% + (∑ 𝛾𝑖𝛼𝛽 +𝑖 ∑ 𝛾𝑗𝑗 𝛽)
∆𝑇𝑅𝑂𝑆𝐶
𝑇𝑅𝑂𝑆𝐶
∙
𝑡𝑑
𝑇𝐶𝐿𝐾
                                                  (3.6) 
which can be easily calculated using the measured ROSC data (ΔTROSC, TROSC) and 
the various design specific parameters.  
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Figure 3.5: (left) Block diagram of silicon odometer beat frequency detection circuit. 
(right) Duty-cycle calculation formula based on the beat count before (N) and after 
(N´) the stress period. 
The block diagram of the silicon odometer beat-frequency detection system is shown 
in Fig. 3.5 [35, 36]. A D-flip-flop is used to sense the frequency difference (=beat 
frequency) between a stressed ROSC and an identical fresh reference ROSC. A counter 
records the beat frequency by counting the number of reference ROSC period during one 
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period of beat output. The counts are then scanned out at different stress times for duty-
cycle calculation.  
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Figure 3.6: Proposed ROSC based duty-cycle estimation shows good agreement with 
actual duty-cycle shift. 
Simulation results in Fig. 3.6 show an excellent match between the duty-cycle 
calculated based on silicon odometer data and the actual value. Duty-cycle shifts based 
on 65nm odometer test chips [53] under different stress conditions are plotted in Fig. 3.7. 
The amount of duty-cycle shift increases inversely with TCLK and linearly with td as 
shown in Fig. 3.8 which was also predicted by the equation (3.6).   
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Figure 3.7: Duty-cycle shift based on 65nm odometer chip data under different 
stress voltages and temperature. Note that the y-scale of this log-log plot looks linear 
due to the limited dynamic range. 
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Figure 3.8: Duty-cycle vs. stress time for different clock frequencies and path delays. 
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3.3 SRAM Read Performance Degradation under Asymmetric NBTI 
and PBTI Stress 
3.3.1 SRAM reliability test vehicle 
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Figure 3.9: Top level schematic of the proposed SRAM test structure. The difference 
in read speed between a fresh and stressed SRAM array is measured using the beat 
frequency detection scheme which can achieve a frequency shift measurement 
resolution of 0.01% while minimizing the measurement time to µs. The output of the 
SRAM array is looped back to generate a oscillating frequency corresponding to the 
critical path delay.  
The top level diagram of the proposed SRAM reliability test macro is shown in Fig. 
3.9, which consists of two identical SRAM blocks, a beat frequency detection (BFD) 
system, global control circuits (scanchain, FSM, address control, etc.) and power gate 
switches.  
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Figure 3.10: Schematic of the 128x128 SRAM test  macro fabricated in a high-k 
metal-gate process.  DOUT is looped back to trigger the clock input to generate an 
oscillating output during measurement mode. 
During stress mode, a high supply voltage is applied to only one of the SRAM blocks 
by on-chip power switches, while the other SRAM is kept fresh by completely shutting 
off the power supply. In measurement mode, both SRAMs operate under a nominal VDD 
with their respective dataout signals looped back to generate two oscillating signals. The 
frequency difference between the output signals of the stressed and reference SRAM 
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arrays is then captured by the BFD block. The output count N in Fig. 3.9 represents the 
number of reference periods in one beat frequency period. The BTI induced frequency 
shift of the stress SRAM is amplified to achieve high precision (e.g. 1% frequency shift 
translated into a 50% count change for an initial frequency difference of 1%), while the 
measurement time is kept in the microsecond order to prevent unwanted BTI recovery. 
The differential sensing nature of the proposed circuit effectively rejects any common 
mode noise due to temperature or voltage drifts.  
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Figure 3.11: Detailed schematic and timing diagram of the SRAM read path with 
loop back configuration. After the first read cycle is complete, DOUT is fed back to 
trigger the next rising edge of clock. A reset signal is used to preset the clock for the 
next cycle. 
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Fig. 3.10 shows the schematic of the 16k bit SRAM macro comprising peripheral 
circuits and sixteen 128x8 sub-arrays. The clock is gated off to induce asymmetric BTI 
aging during stress mode. The detailed measurement sequence is described in the read 
path schematic and the internal control waveforms in Fig. 3.11. At the beginning of the 
measurement mode, the rising edge of the MEAS signal triggers the first SET signal, 
which generates a rising edge at the SRAM input clock. The clock is then switched back 
to 0 by an NMOS device controlled by the self-timed RESET signal. The tunable delay 
between SET and RESET pulses determines the pulse width of the clock. After the first 
read cycle is complete, the DOUT signal is used to trigger the next clock rising edge. As 
this process repeats, an oscillating signal is generated with a period corresponding to the 
SRAM critical path delay. 
 
Figure 3.12: Die microphotograph and test chip feature summary. 
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3.3.2 Testchip measurement results 
The proposed SRAM reliability macro was implemented in a high-k metal gate 
process. The die photo and feature summary table are given in Fig. 3.12. The entire 1k 
SRAM cells in a sub-array are initialized to '0' prior to applying stress, and subsequently 
intermittent measurements are taken from each cell between the long stress periods. The 
purpose of initializing the data to 0 is to ensure a failing edge at the DOUT signal to 
trigger the oscillation as can be seen from the waveform in Fig. 3.11. For a single 
measurement operation, the 8 row address bits and the 3 column address bits are 
controlled by an on-chip counter in order to scan through the whole array automatically. 
The actually measurement interrupt for each selected cell is around 1μs, then the system 
is switched to stress mode immediately, when the count information is slowly scanned 
out through an external data acquisition interface controlled by LabviewTM. The 
distributions of the fresh and stressed SRAM read frequency (fread) under a 1.8V stress are 
plotted in Fig. 3.13. With the comparison of 0s, 27s and 1000s stress time, the average 
(µ) of the fread distribution decreases with stress time while its standard deviation (σ) 
increases.  
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Figure 3.13: SRAM read frequency (fread) distribution at different stress times. 
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Figure 3.14: Average (µ) and standard deviation (σ) of fread versus stress time.  
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The µ and σ of fread versus stress time is shown in Fig. 3.14. After being stressed 
under 1.8V, 25° for 40,000 seconds, µ of fread drops from 1.33GHz to 1.2GHz, while σ of 
fread increases from 0.015GHz to 0.030GHz. The BTI induced variation at the given stress 
condition and time is comparable to the process variation at time zero.  
The distribution of fread after a 1500s stress period under different stress voltages are 
compared in Fig. 3.15, showing that σ of fread increases with higher stress voltage. It is 
expected as the larger number of defects induced by higher voltage BTI stress would 
increase the Vt fluctuation. 
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Figure 3.15: fread distribution after 1500 seconds of stress under different voltages.  
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Figure 3.16: Both the average (µ) and standard deviation (σ) of Δfread follow a power 
law relationship with stress time. The time exponent of σ(Δfread) is smaller than that 
of µ(Δfread). 
The µ and σ of the read frequency degradation (Δfread) versus stress time are shown in 
Fig. 3.16, where both μ and σ follow a power law dependence (tn). Note that the 
degradation is caused by an overall effect of both PBTI and NBTI alone the various delay 
paths. A clean power law behavior for the frequency shift might indicate both PBTI and 
NBTI have the similar dependence over stress time, or one of the two effects is 
dominating. The time exponent (n) of σ is less than half that of µ, which agrees with 
modeling results based on discrete random charge fluctuation [55] as well as the previous 
measurement data from a ring oscillator array [53].  
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Figure 3.17: fread distribution after 30 seconds of stress under different 
temperatures. 
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Figure 3.18: µ and σ of Δfread under different temperatures.  
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BTI at higher temperature induces more random defects, which in turn increases the σ 
of fread as shown in Fig. 3.17. The magnitude of both µ and σ of Δfread at 135°C are more 
than twice of those at 25°C, as observed in Fig. 3.18. The n value of Δfread has a wide 
distribution which is weakly dependent on voltage and temperature as shown in Fig. 3.19. 
The magnitude of n value is larger than the previous observation, and no trap saturation 
induced slope reduction is observed at the given high temperature and high voltage stress 
conditions. 
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Figure 3.19: The distribution of time exponent n under different  stress voltages and 
temperatures. 
At last, the impact of asymmetric BTI on read failure was tested. The read errors at 
time zero are caused by sensing failure due to the very short wordline duty cycle. The 
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short duty cycle is achieved by tuning the clock pulse width which control the ‘0’ phase 
demonstrated in Fig. 3.3, while keeping the ‘1’ phase unchanged. The asymmetric BTI 
relaxes the wordline pulse width which lowers the read failure rate with time, but the 
average read frequency is reduced, as shown in Fig. 3.20. 
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Figure 3.20: Spatial distribution of fread before and after DC stress.  
3.4 Conclusions 
DC BTI induced duty-cycle shift affects the performance of circuits relying on both 
of the clock rising and falling edges, particularly in various low-power logic and memory 
with clock gating techniques. This duty-cycle shift is caused by the BTI induced aging 
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alternately occurring to pull-up and pull-down networks on the consecutive stages along a 
logic path during clock gating mode, therefore the rising and falling edges are undergone 
different delays. In this work, we first present a simple and practical method to accurately 
measure the duty-cycle shift of a delay path based on the ring oscillator based beat-
frequency detection framework. A SRAM reliability detection vehicle was then proposed 
to detect the asymmetric aging impact on the read performance in an actual SRAM.        
Up to 6% of duty-cycle shift is observed from a delay path stressed at 2.2V, 140°C 
for 3hrs. Based on the statistical test results from SRAM reliability macro, we observed 
that the variation of read frequency increases with the stress intensity. Both of the 
average and the standard deviation of read frequency shift follow power law dependence 
with the stress time. The asymmetric aging increases the wordline duty-cycle, which 
reduce the sensing error caused by the short wordline duty-cycle. 
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Chapter 4.  
 
Fast Characterization of PBTI and 
NBTI Induced Frequency Shifts under 
a Realistic Recovery Bias Using a Ring 
Oscillator Based Circuit  
 
4.1 Introduction 
Positive Bias Temperature Instability (PBTI) has become equally significant 
compared to Negative Bias Temperature Instability (NBTI) in high-k metal gate 
technologies. Due to the difference in their physical origin, the magnitude and behavior 
of PBTI and NBTI can be drastically different. Hence, there has been a growing need to 
develop test structures that are capable of separately characterizing the circuit level 
impacts from these two aging mechanisms. Ring oscillator (ROSC) is widely used to 
characterizing the device level impact on logic delay degradation due to its simplicity. 
However, the frequency degradation of conventional ROSC structure depends on both 
PBTI and NBTI.  
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Figure 4.1: Comparison of ROSC based circuits for separately monitoring NBTI 
and PBTI induced frequency shifts. 
To separately characterize each of the effect, a modified ROSC design proposed in  
which uses a keeper circuit to isolate the stress in each stage (Fig. 4.1) [56]. In this 
implementation, AC stress can be applied by toggling the VDD and ground signals but 
this limits the stress frequency to a few MHz. This limitation was addressed in 
subsequent design which applies the AC stress to the header or footer [43]. However, 
there are three major drawbacks in both previous works. First and foremost, neither 
design can achieve the correct recovery bias in Fig. 4.2 where the source-to-gate voltage 
is zero and the source-to-drain voltage is high. Providing a recovery bias that is closer to 
reality is important since a larger Vds has proven to enhance recovery [57]. Secondly, a 
simple counter based scheme results in significant unwanted recovery due to the long 
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measurement times. Lastly, the additional switches for providing stress bias to the 
Devices Under Test (DUT) affect the circuit delay corrupting the aging measurement 
data. In this work, we address these issues by proposing a PBTI/NBTI odometer which 
supports a realistic recovery bias, sub-µs measurement time, sub-ps resolution, and 
eliminates the impact of the additional switches on the stress data. 
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Figure 4.2: PMOS and NMOS bias conditions in stress and recovery modes. The 
previous designs apply zero bias between the CMOS terminal while the realistic 
condition is the absolute source-to-drain voltage is high. 
4.2 ROSC Based Monitor with Beat Frequency Detection System 
In order to separately stress the NMOS and PMOS transistors, we utilize two sets of 
tri-state drivers and switches between the gate and source of PMOS and NMOS in each 
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inverter stage as shown in Fig. 4.3. For NBTI stress, a Vgs bias is applied to all PMOS 
devices while the gate and source voltages of NMOS devices are shorted. By doing so, all 
NMOS devices are kept fresh while the PMOS devices undergo AC stress. Note that we 
allow a Vt drop to occur in the Vds bias during recovery mode since otherwise the circuit 
structure had to become overly complicated.  In measurement mode, degradation in the 
additional drivers and switches will not affect the main path delay as those devices are 
switched off. At the same time, the header and footer for each inverter stage are switched 
on and the feedback loop is closed to make the ROSC oscillate. The additional delay 
caused by the switches and pass gates does not depend on the device aging and can be 
calibrated out using the to-be-introduced methodology shown in Fig. 4.18. Two identical 
ROSCs are implemented side-by-side, with only one ROSC is stressed, but the other one 
is kept fresh by using on-chip power gates during stress mode. During measurement 
mode, the output frequency from both ROSC are feed into the detection block, where the 
beat frequency detection scheme [35, 36] is adopted for fast characterization of BTI. As 
shown in the block diagram (Fig. 4.4), a flip-flop measures the frequency difference 
between the stressed and reference ROSCs. The final output count corresponds to the 
number of reference ROSC periods constituting a single beat signal period. The beat 
frequency detection scheme is particularly sensitive when the two ROSC frequencies are 
closer to each other. For an initial frequency difference of 1%, a 1% frequency shift 
results in a count change from 100 to 50, as illustrated in Fig. 4.4. Our design shows that 
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the measurement interrupt can be reduced to sub-µs while achieving a frequency 
measurement resolution of 0.01%. 
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Figure 4.3: Operation modes of the proposed PBTI/NBTI odometer. Additional 
drivers and pass gates are used to apply realistic AC stress biases. Their delays can 
be calibrated out as shown in Fig. 4.18. Degradation in the supporting drivers does 
not affect the data since those circuits are switched off during measurement mode. 
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Figure 4.4: Principle of beat frequency detection technique adopted in this work. By 
measuring the beat frequency rather than the raw frequency, the measurement 
resolution can be greatly enhanced (e.g.<1ps) while minimizing the measurement 
time (e.g.< 1µs). 
Since the phase difference between the stressed and reference ROSCs is unknown at 
the moment when they are switched to measurement mode, the first beat frequency result 
could be incorrect. So the first count has to be dropped and the measurement time is 
wasted. To further reduce the measurement interrupt, phase alignment technique was 
used at the initialization operation of the ROSCs. As shown in Fig. 4.5, a simple timing 
scheme was deployed at the stress-to-measurement mode transition. The STR_EN signal 
puts both of the stressed and the reference ROSC input to ‘0’, regardless the previous 
state. After a short period delay to make sure all the internal signals are stable for each 
ROSC stage, the tri-state inverter at both ROSC input is turned off, and the loop is closed 
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at the same time, controlled by RO_EN and LOOP signal, respectively. The frequency 
output from reference ROSC are tapped out from the third stage for an intentional phase 
lag compared to the stressed ROSC where the signal is tapped out at the first stage. The 
rising edge of the faster reference ROSC signal can quickly catch up with the stressed 
ROSC rising edge, and when the two rising edge overlaps, a correct trigger signal is 
generated to start the beat counter.  By doing so, the first count out of the beat frequency 
detection block is guaranteed to be correct, which reduced the measurement interrupt to 
400ns. 
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RO_EN
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STR_EN
LOOP
RO_EN
F_STR
F_REF
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Figure 4.5: Phase alignment technique to reduce measurement time. The intentional 
phase lag of the reference signal makes the first count from the beat frequency 
detection block valid.  
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4.3 PBTI and NBTI Measurement Results 
 
Figure 4.6: Testchip die photo and chip feature summary. The chip was 
implemented in a  high-k metal-gate process. 
4.3.1 NBTI and PBTI under DC stress 
A test chip was implemented in a high-k metal-gate process as the die microscopic 
photo and the specifications shown in Fig. 4.6. We firstly conducted the DC stress upon 
PBTI and NBTI with different stress voltages. Both PBTI and NBTI induced frequency 
shifts under DC stress closely follow a power law dependency as shown in Fig. 4.7. We 
observed that the magnitude of PBTI is 5X to 10X larger than that of NBTI at any given 
stress time for this process. Our measurement set up allows up to perform short time 
stress with the interval as low as 20µs, by which short time PBTI was measured at 
different voltage levels as shown in Fig. 4.8. Note that even down to tens of micro second 
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range, the PBTI still keeps its linearity in log-log scale. However, the time exponents are 
different from the long-term case shown in Fig. 4.7.  
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Figure 4.7:  Measured PBTI and NBTI induced frequency shift under different DC 
stress voltages.  
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Figure 4.8: Short time stress measurement results of DC PBTI induced frequency 
degradation 
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The long term time exponent value extracted from the data in Fig. 4.7 for PBTI 
ranges from 0.09 to 0.12, which is slightly lower than the values reported in [15, 43, 58]. 
This can be attributed to the short measurement time of the proposed monitor circuit 
which eliminates the unwanted recovery in the early stress sample points resulting in a 
lower overall n value [35, 59].  
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Figure 4.9: (a) PBTI induced frequency shift vs. stress time measured using 
different measurement times. (b) Time exponent n vs. measurement time. 
In order to characterize the impact of the measurement interrupt on the overall 
frequency degradation to further verify the aforementioned point, we conducted the same 
stress test with controllable measurement interrupt interval as shown in Fig. 4.9. With 
longer measurement time, the magnitude of the frequency degradation is damped due to 
the recovery effect during the measurement, especially for the measurement time larger 
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than 50μs. The time exponent n increases with increasing measurement time with the 
400ns measurement time returning the lower n value. A dramatic change in n value was 
observed between 50μs and 100μs, while the shift in other time region is mild, which 
might indicate the time constant for the dominant recovery mechanism is around that 
range. It is observed that the time slope for PBTI increases with increasing stress voltage, 
while the opposite trend was seen for the NBTI case. 
4.3.2 AC stress with realistic recovery bias and temperature dependence 
Repetitive stress-recovery sequences under two different recovery modes are 
compared in Fig. 4.10. Here, the realistic recovery is when a transistor is in an off state as 
given in Fig. 4.2, while the power down mode is when the supply is completely shut 
down. The realistic recovery bias gives a significantly stronger recovery rate compared to 
the power down case (86% vs. 51% after the third cycle), which can be attributed to the 
accelerated recovery induced by the larger Vds [14, 57, 58]. With the negative bias 
applied at the drain side of the gate for NMOS (positive for PMOS), the potential barrier 
from the defect band to the doped silicon conduction band is lower, which result in an 
accelerated de-trapping process compared to zero bias case, as illustrated in the band 
diagram in Fig. 4.11. The stronger recovery under a realistic AC stress can also be seen in 
the DC to realistic AC stress frequency shift ratio in Fig. 4.12. The measured ratio for 
PBTI and NBTI were 3.2X and 18X, respectively. PBTI shows a smaller DC to AC ratio 
as compared to NBTI which is consistent with previous reports [15, 59]. Frequency shift 
measurements under a 200 MHz AC stress for different stress voltages are shown in Fig. 
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4.13, indicating that the PBTI time slope has a stronger voltage dependence compared to 
the DC stress case.  
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Figure 4.10: Periodic stress/recovery measurement results for power down and 
realistic recovery. 
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Figure 4.11: Band diagram for n-channel HKMG MOS at the drain side edge for (a) 
power down mode recovery with zero bias; (b) realistic recovery bias during OFF-
  89 
state, where drain induced band bending accelerates the detrapping effect through 
interface layer. 
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Figure 4.12: Comparison between DC and AC stress data.  
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Figure 4.13: Measured PBTI and NBTI induced frequency shift under a 200MHz 
AC stress at different voltages.    
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To compare the impact of temperature on NBTI and PBTI, we measured frequency 
shifts at 25°C and 110°C, as plotted in Fig. 4.14, from which we can see that NBTI is 
more sensitive to temperature compared to PBTI. At 110°C, which is the typical 
processor operating temperature for logic circuits, the temperature acceleration effect for 
AC BTI is more severe compared to the DC case. In particular, the power law exponent 
increases with temperature in AC stress case for both PBTI and NBTI, suggesting the 
temperature dependency of time slope is more significant for short term stress and 
recovery mechanisms. 
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Figure 4.14: DC and AC stress data at 25°C and 110°C. The circuit was stressed at 
1.4V and measured at 0.9V. 
4.3.3 Long term recovery measurement 
The frequency shift relaxation during long term recovery in power off mode roughly 
follows a -log(t) curve for both PBTI and NBTI for the given recovery conditions in Fig. 
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4.15 and Fig. 4.16. Both the magnitude and time slope for recovery increase with stress 
voltage, which is consistent with data presented in [14, 58]. Fig. 4.16 shows that recovery 
has a weak dependence on temperature which is in line with previous observations [58, 
60]. 
The comparison between power off mode and the realistic bias mode was conducted 
for long-term PBTI recovery as shown in Fig. 4.17. Both recovery magnitude and the 
time slope are significantly accelerated in the realistic recovery situation, especially for 
the higher voltage. The ratio between power off mode and the realistic recovery mode is 
greater than 2 with recovery time larger than 1k seconds for 1.8V stress and recovery 
voltage. 
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Figure 4.15: Frequency shift for PBTI and NBTI after the stress voltage is shut 
down. The recovery follows a log(t) dependence. The time slope depends on the 
stress voltage.     
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Figure 4.16: Frequency shift recovery data similar to Fig. 4.15 but for two different 
temperatures. Recovery time slope shows a weak dependence on temperature.  
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Figure 4.17: Long term recovery with power down mode and realistic recovery 
mode are compared for PBTI with two different stress voltages. 
  93 
4.4 Calibration Method to Calculate Plain ROSC Degradation 
In the proposed inverter design, additional switches and the pass gates are used to 
separate the impact of PBTI and NBTI. However, the extra R and C induced by these 
circuits make the measured frequency degradation result different with that from a Plain 
ROSC. It is necessary to map the data from the modified ROSC to a plain ROSC with a 
clean delay path so that the values more representing to standard logic circuit. Since the 
additional devices are un-stressed, their effect on ROSC delay is independent of aging, 
which makes it possible to use one point calibration method. This can be simply proved 
through the first order Elmore delay calculation.  
The schematic of the modified inverter stage used in this design and the plain inverter 
stage is compared in Fig. 4.18. The propagation delay of a standard inverter stage can be 
expressed as: 
    𝑡𝑑 ∝ (𝑅𝑝 + 𝑅𝑛)𝐶𝐿                                                                                                 (4.1) 
Where Rp and Rn are equivalent resistance of PMOS and NMOS during transition, CL 
is the load capacitance at the output node.  
The NBTI and PBTI induced shift can be expressed by the increment of equivalent 
transistor resistance ∆Rp and ∆Rn. The drivability of NMOS and PMOS should be 
equalized by proper sizing, i.e. Rp=Rn=Req. The resulting percentage delay shift of the 
plain inverter is: 
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∆𝑡𝑖𝑛𝑣
𝑡𝑖𝑛𝑣
=
∆𝑅𝑝+∆𝑅𝑛
2𝑅𝑒𝑞
                                                                                                      (4.2) 
The propagation delay for the proposed design can be expressed as: 
𝑡𝑑 = 𝑅𝑥𝑔𝐶3 + (𝑅𝑝 + 𝑅𝑛 + 𝑅ℎ + 𝑅𝑓)(𝐶2 + 𝐶3) + (𝑅ℎ + 𝑅𝑓)(𝐶1 + 𝐶2 + 𝐶3)        (4.3) 
Here, Rh and Rf are the on-resistance of the header PMOS and footer NMOS, C1, C2 
and C3 are the capacitance located at the output nodes pointed out in Fig. 4.18, and Rxg is 
the on-resistance of the transmission gate at the inverter output. 
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Figure 4.18: Overall degradation of a plain ROSC can be calculated using the 
separate PBTI and NBTI data by calibrating out the delay coefficient factor β 
introduced by the additional pass gates and switches.  
After the selective stress, Rp or Rn is shifted by ∆Rp or ∆Rn and all the other devices 
are completely turned off thus free of any BTI stress during the stress mode. Assuming 
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the equalized pull-up and pull-down delay, i.e. Rp=Rn=Req, Rf=Rh=Rsw, the percentage 
delay shift caused exclusively by PBTI can be written as: 
∆𝑡𝑃𝐵𝑇𝐼
𝑡
=
∆𝑅𝑝(𝐶2+𝐶3)
𝑅𝑥𝑔𝐶3+(𝑅𝑠𝑤+𝑅𝑒𝑞)(𝐶2+𝐶3)+𝑅𝑒𝑞(𝐶1+𝐶2+𝐶3)
                                                          (4.4) 
And its NBTI counterpart is: 
∆𝑡𝑁𝐵𝑇𝐼
𝑡
=
∆𝑅𝑛(𝐶2+𝐶3)
𝑅𝑥𝑔𝐶3+(𝑅𝑠𝑤+𝑅𝑒𝑞)(𝐶2+𝐶3)+𝑅𝑒𝑞(𝐶1+𝐶2+𝐶3)
                                                          (4.5) 
Compare the equations above with plain ROSC results in Equ. 4.2, the percentage 
delay of plain ROSC can be expressed by the sum of PBTI and NBTI shift from the 
proposed circuit as follows: 
∆𝑡𝑖𝑛𝑣
𝑡𝑖𝑛𝑣
= 𝛽 (
∆𝑡𝑃𝐵𝑇𝐼
𝑡
+
∆𝑡𝑁𝐵𝑇𝐼
𝑡
) ,                                                                                     (4.6) 
where, the parameter 𝛽 which is the ratio between the PBTI + NBTI delay shift and 
the plain ROSC delay shift, representing the additional delay introduced by the pass gates 
can be expressed as: 
 𝛽 =
𝑅𝑥𝑔𝐶3+(𝑅𝑠𝑤+𝑅𝑒𝑞)(𝐶2+𝐶3)+𝑅𝑒𝑞(𝐶1+𝐶2+𝐶3)
𝛼𝑅𝑒𝑞(𝐶2+𝐶3)
                                                                (4.7) 
Here, α is the parameter to differentiate the DC and AC stress case. For realistic DC 
stress, every other PMOS or NMOS is alternately stressed along a plain ROSC delay 
path, versus each PMOS or NMOS is stressed in the proposed ROSC design, which gives 
the factor of α=2 in DC case. But this difference does not appear in AC case as every 
devices is stressed, i.e., α=1 in AC case. 
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 β is independent of aging as suggested by the above Elmore delay calculation as well 
as simulation results. HSPICE simulation results in Fig. 4.19 shows that the β value is 
almost a constant with the Vt shift greater than 0.5%. The jumping at very small Vt shift 
might due to the impact of the parasitics.  
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Figure 4.19: HSPICE simulation results show that β is independent of aging.  
A plain ROSC was implemented in the same test chip in order to experimentally 
calibrate out the β value. The frequency shift results for the plain ROSC, and the 
separated PBTI and NBTI from the proposed circuit are measured from the same die 
under 1.8V, 200MHz AC stress condition at 25°C, as plotted in Fig. 4.20. We found the β 
value ranges from 1.93 to 2.09 for the entire stress period which further verifies its 
independency to device aging. The measured β value average can be readily used to 
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translate the other measured PBTI and NBTI results to the plain ROSC frequency shift 
with the same measurement condition. 
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Figure 4.20: The β value can be calculated using the PBTI, NBTI, and combined 
aging data. 
4.5 Conclusions 
PBTI and NBTI effects are different in term of physical origin, intensity, and voltage 
and temperature dependence, thus their impacts on circuit performance differ. It is 
important to separately study these two effects. However, in a operating circuit, these two 
aging effects occur at the same time, so the overall degradation is their combination. A 
ROSC based on-chip monitor is proposed to separately characterize impacts from PBTI 
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and NBTI on logic circuit frequency. The realistic recovery effect is taken into account 
for the first time by using a modified ROSC structure. The proposed monitor has other 
major advantages such as hundreds of nanosecond measurement interrupt and 
picoseconds time resolution, compared to the previous designs. From the test results from 
test chips implemented under a high-k metal gate technology, we discovered that both 
PBTI and NBTI induced frequency shift follows a power law dependence (tn) with stress 
time, with a smaller time exponent than reported results due to the short measurement 
achieved by this design. PBTI in this particular technology is 5X to 10X stronger than 
NBTI with a smaller recovery rate. A -log(t) dependence was observed for the recovery 
behavior with different voltage and temperature. Compared with the zero bias condition, 
a significantly accelerated recovery effect was observed for the realistic bias condition. 
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Chapter 5.  
 
On-Chip Monitor Design for 
Characterizing Circuit-Level  
Electromigration  
 
5.1 Introduction 
As the leading back-end-of-line reliability failure mechanism of interconnect lines in 
VLSI microchips, electromigration (EM) is the process of metal-ion transport due to high 
current density stress in metals as shown in Fig. 5.1 [23-28]. As the metal-ions migrate 
due to the mechanical interaction by electron flux, metal depletion or extrusions occurs. 
The extrusions can results in shorts between interconnects, while the voids at the metal 
depletion can cause increases in interconnect resistance or catastrophic disconnections. 
Note that the direction of the electron flux is from the wide and short M2 to narrow and 
long M1 (down-stream), which is easier to failure compared to the case that the electrons 
move from wide and short M1 to narrow and long M2 (up-stream). The reason for this is 
because the void is more likely to form underneath the via for the down-stream case 
which causes a larger resistance shift [28]. The shift of resistance value typically jump at 
certain stress time and then increases progressively. The time when the resistance is over 
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the assigned criterion value (normally 5%) is defined as the time to failure (MTTF). 
MTTF is an important parameter to evaluate EM reliability, which can be fitted by 
lognormal distribution for both Al and Cu dual-damascene metallization [30, 31].  
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Figure 5.1: (upper) EM mechanism illustrated in an multilayer metallization for 
down-stream case. (lower) R vs. Time plot of DC EM and AC EM.  
MTTF is related to the average current density and the absolute temperature of the 
interconnect by Black’s equation [25]. Symmetric AC current is observed to cause EM 
failure even though the average current is zero as shown in Fig. 5.1, indicating a partial 
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instead of a complete recovery process occurs when the current switch to the opposite 
direction.  
With the scaling of the technologies, metal interconnect widths have been reduced to 
deep submicron range, while the current has not been downscaled in a proportional 
fashion. This has resulted in an increase of current densities carried by interconnects as 
predicted by International Technology Roadmap for Semiconductors (ITRS) in Fig. 5.2 
[61]. Therefore, the metal leads become more and more susceptible to EM failures.  
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Figure 5.2: Current density delivered versus the technology nodes based on ITRS. 
A common approach to model and qualify EM failure is based on the direct current 
(DC) stress tests. However, most interconnects in an actual circuit are operated and 
stressed under more complicated current stress patterns such as unipolar pulse (pulsed 
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DC) or bipolar pulse (AC) [62, 63]. As shown in Fig. 5.3, for a logic gate driven by a 
clock signal, the power grids encounter pulsed DC current stress, while signal lines suffer 
from AC current stress. Even though some work conducted by process engineers have 
found correlations between DC EM and pulsed current EM [23, 62, 64-66] based on the 
device probing method, none of these work shows EM behavior under the normal 
operation frequency (GHz). Other drawbacks of the probing method include unrealistic 
current waveform and the cumbersome test setup. 
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Figure 5.3: Two current stress types in normal digital operations.  
In this work, we proposed an on-chip ring oscillator (ROSC) based EM monitoring 
circuit for characterizing circuit level EM and its impact on circuit frequency. With the 
VCO and current drivers implemented on-chip, realistic current stress conditions can be 
readily provided with up to 10GHz stress frequency that would be impossible using the 
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previous probing method. The EM monitoring vehicle supports a bandwidth of stressing 
and testing 60 samples simultaneously, and provides four stress conditions during stress 
mode, and can operation frequency shift and resistance shift caused by EM. 
5.2 Proposed On-chip EM Monitor Design 
5.2.1 EM Test Array design 
As shown in Fig. 5.4, the top level schematic diagram of the EM monitor is composed 
of the following parts: ten stressed ROSCs and one reference ROSC, the beat frequency 
detection (BFD) system, power switches, VCO and the control circuits. The stressed 
ROSC and the reference ROSC have identical layout structure to eliminate common 
mode noise during measurements. BFD system is adopted to detect the ROSC frequency 
degradation induced by EM at the interconnect lines between the inverter stages [35]. By 
comparing the frequency of the stressed ROSC and the fresh ROSC (reference), the beat 
frequency can be detected which largely improves the accuracy and reduces the 
measurement time. The schematic of the BFD circuit is shown in Fig. 5.4 and the detailed 
operation demonstration can be found in Chapter 1.4. 
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Figure 5.4: Top level schematic of the proposed EM monitor circuit. EM lines in 10 
ROSCs can be stressed simultaneously, and beat frequency detection block is 
adopted to achieve accurate frequency measurement.   
Fig. 5.5 illustrates the circuit diagram of a ROSC structure consisting of six inverter 
stage with long interconnects (EM lines) and a tri-state inverter to enable the oscillation. 
Note that the delay of tri-state inverter is less than 5% of that of a interconnect driver 
stage, so the impact of the last stage on the oscillation period is very small. For each 
interconnect driver, there are two additional drivers on each side of the EM line to 
providing different EM stress conditions. During the stress mode, the feedback loop is 
opened by turning off the last tri-state inverter, and the EM lines are stressed by drivers 
toggled by on-chip VCO which is capable to provide GHz stress signal. In the frequency 
measurement mode, the additional interconnect drivers are gated off, and the feedback 
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loop is closed to initiate the free run of the ROSC. For each stage, the resistance values of 
the interconnect can be measured by four-terminal Kevin method.  
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Figure 5.5: Schematic of the ROSC circuit design. Each inverter stage consists 
additional drivers to provide different stress condition and passgates connected to 
four probing terminals for resistance measurement. 
The interconnect is dual-damascene copper/low-k in the 32nm process technology. 
Each EM line is a single straight M1 with a length of 200µm. EM line is sized to 
minimum width to maximized the current density, while the current feeder are made by 
wider M2 plates to form the downstream EM stress condition. Single via is used for the 
connection to EM line to create the worst case condition, while multiple vias are used to 
connect the M2 feeder plate to the driver and receiver, as shown in Fig. 5.6.  
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Figure 5.6: Schematic and cross-section view of the interconnect stage under test. 
5.2.2 Supported stress and measurement modes 
As listed in Fig. 5.7, the proposed design supports four different stress conditions: 
realistic AC, square AC, DC and square DC. The realistic AC current is the current 
scheme when a driver is used to charge or discharge the load during transition in digital 
operations. The square shape AC current waveform is not common in actual circuits, but 
it gives a larger current density to create an EM failure. The square DC case can be used 
to study the frequency dependence. And all the test results will be compared to DC stress 
result which will be set as the base line.  
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Figure 5.7: The circuit operation diagram and the current waveform for four 
different stress conditions. 
The proposed EM monitor provides two types of measurement mode: the frequency 
measurement and the resistance measurement, as illustrated in Fig. 5.8. The frequency 
measurement captures the impact of EM induced interconnect resistance increase on the 
propagation delay. Another measurement mode is to directly measure the resistance of 
the interconnect for each stage. During the resistance measurement mode, only one of the 
six interconnects in a ROSC is selected by enabling the path gates at the four probing 
pins for Kelvin resistance measurement. VForce and GND probe are used to force a current 
(IIN) through the interconnect, and VH and VL pins are used to measure the voltage across 
the interconnect. The resistance can be calculated by the measured values as (VH-VL)/IIN.  
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Figure 5.8: Two measurement modes capable of measuring frequency or resistance. 
5.2.3 On-chip heater design 
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Figure 5.9: The EM failure conditions for different TTF are predicted by EM 
models provided by the foundry 
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The maximum current through the EM leads is limited to mA range by the VDD level 
and the interconnect resistance, elevated stress temperature is required to detect an EM 
failure in a reasonable stress time. The current and temperature stress condition can be 
calculated by using the EM models provided by the design manual, as plotted in Fig. 5.9. 
Based on the extrapolation, the stress temperature for our design needs to be higher than 
300°C to keep TTF in the hour-range. In order to heat up the EM lead to the targeting 
temperature while keeping the transistors in the working temperature, on-chip heaters are 
normally used to provide a localized high temperature. The top-level layout of the circuit 
is shown in Fig. 5.10. The location of the interconnect lines are in the middle area which 
is covered by heater grid, while the drivers and other control circuits are placed on the 
sides, where the temperature is low.  
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Figure 5.10: Top level layout of the EM monitor circuit. 
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Figure 5.11: Package structure for ANASYS thermal simulation. 
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Figure 5.12: Detailed layer information used for the thermal simulation.  
To design a proper heater structure, ANSYSTM is used to conduct the thermal 
simulation with the finite element method. Poly silicon resistor is used to build the heater 
as it is less vulnerable to EM stress compared to metal. The cross-section and the top 
views of the ANASYS model are shown in Fig. 5.11. As can be seen, the surrounding air 
and ceramic floor are also included in the simulation as they will have thermal 
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interchange with the packaged chip. The die size is 2mm by 2mm and the package size is 
6mm by 6mm. The detailed information on the thickness and thermal parameter for each 
layer is not provided by the foundry, so the numbers are based on our best guess listed in 
Fig. 5.12. To make the temperature of the targeting area consistent, parallel strip-shaped 
heater are used and voltages for resistor strips can be separately controlled. The layout, 
voltage application and the corresponding temperature distribution based on the ANSYS 
simulation are shown in Fig. 5.13.  
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Figure 5.13: Layout of the poly heater and the ANASYS thermal simulation results.  
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5.2.4 Measurement plan 
A testchip will be implemented with a 32nm SOI technology with the top level layout 
and the circuit specifications shown in Fig. 5.14. The yet to perform measurements will 
be conducted in the following steps: Firstly, the effectiveness of the on-chip heater will 
be checked. We will measure the metal resistance to calculate the temperature by using 
temperature coefficient of resistance (TCR). Then we will measure the TTF with 
different stress conditions and characterize the resistance shift cause by the EM effect. 
Based on the data, we will study the correlation between the realistic current stress versus 
the conventional DC based EM model, as well as the frequency dependency of the AC 
and pulsed DC EM lifetime.   
 
Figure 5.14: EM monitor testchip layout and design specifications. 
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5.3 Conclusion 
In this chapter, an on-chip EM monitor for characterizing circuit level EM effect is 
proposed. It is the first known EM monitor to provide GHz frequency stress with realistic 
current waveform. Four different stress conditions can be provided by the proposed 
circuit. And both of the resistance and the frequency of the ROSC are supported. The 
purpose of the testchip is to study the circuit level EM with the high frequency stress. The 
experimental measurements and the further discussion will be conducted after the 
completion of this thesis. 
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Chapter 6.  
 
Conclusions 
 
The parametric shifts and circuit failures caused by device reliability issues such as 
Bias Temperature Instability (BTI), Hot Carrier Injection (HCI), and Electromigration 
(EM) have become more prevalent as electrical fields and current density continue to 
increase in scaled devices. Research, process and design groups have been devoting a 
significant amount of resources and efforts to better understand the aging mechanisms, 
and to explore strategies to conduct precise aging prediction. Our study in this field has 
been focused on developing accurate and efficient on-chip monitoring circuits to 
investigate different aging mechanisms and study their impacts on circuit parameters. In 
this thesis, a number of unique on-chip sensing systems have been proposed which 
provide us with significant advantages, such as pico-second timing resolution for usage 
condition stress, micro-second measurement interrupt to prevent unwanted recovery, and 
excellent immunity to voltage and temperature drifts. The odometer designs proposed in 
this thesis utilize standard logic gates and a simple scan based interface, making them 
suitable for integrating into an actual processor system.   
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In this thesis, four dedicated on-chip circuit designs that we have implemented over 
two generations of process technology to perform reliability tests on different types of 
circuits will be presented.  
In Chapter 2, for the first time we explored the detailed aging behavior of 
interconnect paths. The degradation in the performance caused by BTI and HCI in the 
driver circuit exhibits a strong dependency on the interconnect RC parameters. To 
thoroughly understand this effect, firstly we demonstrated a 65nm interconnect odometer 
test vehicle that is able to accurately measure the frequency degradation of signal paths 
with different interconnect lengths. Our experimental results show that the frequency 
degradation caused by BTI decreases with increasing interconnect length; on the other 
hand, the HCI induced degradation peaks at around 500µm. The distinctly different 
interconnect dependences were explained by our circuit simulations that take in to 
account the effective stress time and stress voltage during signal transitions. We next 
proposed a closed loop modeling methodology which precisely captures the interplay 
between interconnect RC parameters and the changes in stress conditions. Finally, a case 
study of the closed loop model was discussed in which the delay shift for a practical 
interconnect path was minimized using optimal number of buffers. 
Chapter 3 was focus on the effects of asymmetric BTI aging on the performance of 
circuits, particularly for various low-power logic circuits and memories with clock gating 
techniques. A simple and practical method was proposed to accurately measure the duty-
cycle shift of a delay path based on the ring oscillator based beat-frequency detection 
  116 
framework. In the second half of this chapter, a SRAM reliability detection vehicle was 
presented to detect the asymmetric aging impact on the read performance in an actual 
SRAM. Based on the statistical test results from SRAM reliability macro, we observed 
that the variation of read frequency increases with the stress intensity. Both of the 
average and the standard deviation of read frequency shift follow a power law 
dependence with the stress time. The asymmetric aging increases the wordline duty-cycle, 
which in turn reduces the sensing error caused by the short wordline duty-cycle. 
A ROSC-based on-chip monitor is proposed in Chapter 4 to separately characterize 
impacts from PBTI and NBTI on logic circuit frequency. The realistic recovery effect is 
taken into account for the first time by using a modified ROSC structure. The proposed 
monitor also has many other advantages such as hundreds-of-nanosecond measurement 
interrupt and picosecond time resolution, compared to previous designs. From the test 
results from test chips implemented under a high-k metal gate technology, we discovered 
that both PBTI and NBTI induced frequency shift follows a power law dependence (tn) 
on stress time, with a time exponent smaller than previous reported results, which is due 
to the short measurement achieved by this design. PBTI in this particular technology is 
5X to 10X stronger than NBTI with a smaller recovery rate. A -log(t) dependence was 
observed for the recovery behavior with different voltages and temperatures. There is a 
significantly accelerated recovery effect with the realistic bias condition, compared with 
the zero bias condition.  
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In Chapter 5 we presented an on-chip EM monitor for characterizing the circuit level 
EM effect. This is the first known ROSC-based EM monitor to provide GHz frequency 
stress with realistic current waveforms. Four different stress conditions can be provided 
by the proposed circuit. The measurements of both the interconnect resistance and the 
ROSC frequency are supported. The purpose of the test chip is to study the circuit-level 
EM effect with high frequency stress and its impact on the frequency degradation of 
interconnect paths. 
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